About the Execution of LoLA for DLCround-PT-13b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
6623.195 | 3600000.00 | 1131000.00 | 11111.00 | ?F??????F????FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700284.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-13b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700284
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.6M
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 12:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 175K Apr 13 12:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Apr 13 12:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 32K Apr 13 12:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-13b-LTLFireability-00
FORMULA_NAME DLCround-PT-13b-LTLFireability-01
FORMULA_NAME DLCround-PT-13b-LTLFireability-02
FORMULA_NAME DLCround-PT-13b-LTLFireability-03
FORMULA_NAME DLCround-PT-13b-LTLFireability-04
FORMULA_NAME DLCround-PT-13b-LTLFireability-05
FORMULA_NAME DLCround-PT-13b-LTLFireability-06
FORMULA_NAME DLCround-PT-13b-LTLFireability-07
FORMULA_NAME DLCround-PT-13b-LTLFireability-08
FORMULA_NAME DLCround-PT-13b-LTLFireability-09
FORMULA_NAME DLCround-PT-13b-LTLFireability-10
FORMULA_NAME DLCround-PT-13b-LTLFireability-11
FORMULA_NAME DLCround-PT-13b-LTLFireability-12
FORMULA_NAME DLCround-PT-13b-LTLFireability-13
FORMULA_NAME DLCround-PT-13b-LTLFireability-14
FORMULA_NAME DLCround-PT-13b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717110769004
FORMULA DLCround-PT-13b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13b-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type CNST) for 59 DLCround-PT-13b-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 62 (type CNST) for DLCround-PT-13b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-13b-LTLFireability-10
[[35mlola[0m][I] time limit : 136 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 36 DLCround-PT-13b-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 36 DLCround-PT-13b-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 30 DLCround-PT-13b-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for DLCround-PT-13b-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DLCround-PT-13b-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 87 (type FNDP) for 7 DLCround-PT-13b-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 66 DLCround-PT-13b-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for DLCround-PT-13b-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 7 DLCround-PT-13b-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type FNDP) for DLCround-PT-13b-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for DLCround-PT-13b-LTLFireability-01 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 1 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 0/187 1/2000 DLCround-PT-13b-LTLFireability-10 959 m, 191 m/sec, 2015 t fired, .
[[35mlola[0m][.] 85 EF STEQ 0/3553 0/5 DLCround-PT-13b-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 23:13:37] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for DLCround-PT-13b-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for DLCround-PT-13b-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for DLCround-PT-13b-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 57 (type CNST) for 56 DLCround-PT-13b-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 57 (type CNST) for DLCround-PT-13b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/236 1/2000 DLCround-PT-13b-LTLFireability-10 18435 m, 3495 m/sec, 62582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/253 1/2000 DLCround-PT-13b-LTLFireability-10 34076 m, 3128 m/sec, 116980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/253 1/2000 DLCround-PT-13b-LTLFireability-10 86550 m, 10494 m/sec, 297073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/253 2/2000 DLCround-PT-13b-LTLFireability-10 140642 m, 10818 m/sec, 483094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/253 2/2000 DLCround-PT-13b-LTLFireability-10 194779 m, 10827 m/sec, 670119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/253 2/2000 DLCround-PT-13b-LTLFireability-10 244937 m, 10031 m/sec, 838695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/253 3/2000 DLCround-PT-13b-LTLFireability-10 295110 m, 10034 m/sec, 1011196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/253 3/2000 DLCround-PT-13b-LTLFireability-10 346992 m, 10376 m/sec, 1173918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/253 4/2000 DLCround-PT-13b-LTLFireability-10 408153 m, 12232 m/sec, 1320819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/253 4/2000 DLCround-PT-13b-LTLFireability-10 473810 m, 13131 m/sec, 1481285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/253 5/2000 DLCround-PT-13b-LTLFireability-10 538158 m, 12869 m/sec, 1637832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/253 5/2000 DLCround-PT-13b-LTLFireability-10 592818 m, 10932 m/sec, 1821011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 65/253 5/2000 DLCround-PT-13b-LTLFireability-10 646157 m, 10667 m/sec, 2005043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 70/253 6/2000 DLCround-PT-13b-LTLFireability-10 694797 m, 9728 m/sec, 2167444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 75/253 6/2000 DLCround-PT-13b-LTLFireability-10 742220 m, 9484 m/sec, 2330752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 80/253 7/2000 DLCround-PT-13b-LTLFireability-10 794586 m, 10473 m/sec, 2503326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 85/253 7/2000 DLCround-PT-13b-LTLFireability-10 856815 m, 12445 m/sec, 2711225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 90/253 7/2000 DLCround-PT-13b-LTLFireability-10 916227 m, 11882 m/sec, 2907446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 95/253 8/2000 DLCround-PT-13b-LTLFireability-10 976603 m, 12075 m/sec, 3110131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 100/253 8/2000 DLCround-PT-13b-LTLFireability-10 1039951 m, 12669 m/sec, 3329371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 105/253 9/2000 DLCround-PT-13b-LTLFireability-10 1105186 m, 13047 m/sec, 3554184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 110/253 9/2000 DLCround-PT-13b-LTLFireability-10 1168173 m, 12597 m/sec, 3766426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 115/253 10/2000 DLCround-PT-13b-LTLFireability-10 1228018 m, 11969 m/sec, 3963474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 120/253 10/2000 DLCround-PT-13b-LTLFireability-10 1288928 m, 12182 m/sec, 4168210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 125/253 11/2000 DLCround-PT-13b-LTLFireability-10 1351068 m, 12428 m/sec, 4379926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 130/253 11/2000 DLCround-PT-13b-LTLFireability-10 1413315 m, 12449 m/sec, 4589288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 135/253 12/2000 DLCround-PT-13b-LTLFireability-10 1472989 m, 11934 m/sec, 4785673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 140/253 12/2000 DLCround-PT-13b-LTLFireability-10 1534009 m, 12204 m/sec, 4991803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 145/253 13/2000 DLCround-PT-13b-LTLFireability-10 1596179 m, 12434 m/sec, 5204414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 150/253 13/2000 DLCround-PT-13b-LTLFireability-10 1657965 m, 12357 m/sec, 5410621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 155/253 14/2000 DLCround-PT-13b-LTLFireability-10 1717884 m, 11983 m/sec, 5607715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 160/253 14/2000 DLCround-PT-13b-LTLFireability-10 1779269 m, 12277 m/sec, 5815067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 165/253 15/2000 DLCround-PT-13b-LTLFireability-10 1842440 m, 12634 m/sec, 6032668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 170/253 15/2000 DLCround-PT-13b-LTLFireability-10 1903844 m, 12280 m/sec, 6241260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 175/253 15/2000 DLCround-PT-13b-LTLFireability-10 1964491 m, 12129 m/sec, 6446180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 180/253 16/2000 DLCround-PT-13b-LTLFireability-10 2023493 m, 11800 m/sec, 6649567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 185/253 16/2000 DLCround-PT-13b-LTLFireability-10 2081958 m, 11693 m/sec, 6845552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 190/253 17/2000 DLCround-PT-13b-LTLFireability-10 2146774 m, 12963 m/sec, 7068256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 195/253 17/2000 DLCround-PT-13b-LTLFireability-10 2212027 m, 13050 m/sec, 7293096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 200/253 18/2000 DLCround-PT-13b-LTLFireability-10 2276149 m, 12824 m/sec, 7510934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 205/253 18/2000 DLCround-PT-13b-LTLFireability-10 2336166 m, 12003 m/sec, 7707528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 210/253 19/2000 DLCround-PT-13b-LTLFireability-10 2396348 m, 12036 m/sec, 7908810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 215/253 19/2000 DLCround-PT-13b-LTLFireability-10 2459458 m, 12622 m/sec, 8126321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 220/253 20/2000 DLCround-PT-13b-LTLFireability-10 2521365 m, 12381 m/sec, 8336038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 225/253 20/2000 DLCround-PT-13b-LTLFireability-10 2585032 m, 12733 m/sec, 8554115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 230/253 21/2000 DLCround-PT-13b-LTLFireability-10 2648752 m, 12744 m/sec, 8770949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 235/253 21/2000 DLCround-PT-13b-LTLFireability-10 2711624 m, 12574 m/sec, 8984128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 240/253 22/2000 DLCround-PT-13b-LTLFireability-10 2772059 m, 12087 m/sec, 9185771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 245/253 22/2000 DLCround-PT-13b-LTLFireability-10 2831860 m, 11960 m/sec, 9384996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 250/253 22/2000 DLCround-PT-13b-LTLFireability-10 2894704 m, 12568 m/sec, 9601520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for DLCround-PT-13b-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 69 DLCround-PT-13b-LTLFireability-15
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-13b-LTLFireability-10
[[35mlola[0m][I] time limit : 3298 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for DLCround-PT-13b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 162
[[35mlola[0m][I] fired transitions : 162
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/274 1/5 DLCround-PT-13b-LTLFireability-10 51637 m, -568613 m/sec, 177070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/274 1/5 DLCround-PT-13b-LTLFireability-10 102851 m, 10242 m/sec, 353767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/274 2/5 DLCround-PT-13b-LTLFireability-10 156035 m, 10636 m/sec, 535901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/274 2/5 DLCround-PT-13b-LTLFireability-10 208985 m, 10590 m/sec, 717201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/274 2/5 DLCround-PT-13b-LTLFireability-10 258004 m, 9803 m/sec, 884486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/274 3/5 DLCround-PT-13b-LTLFireability-10 307409 m, 9881 m/sec, 1054114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/274 3/5 DLCround-PT-13b-LTLFireability-10 360932 m, 10704 m/sec, 1207645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/274 4/5 DLCround-PT-13b-LTLFireability-10 423661 m, 12545 m/sec, 1360176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/274 4/5 DLCround-PT-13b-LTLFireability-10 486313 m, 12530 m/sec, 1511800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/274 5/5 DLCround-PT-13b-LTLFireability-10 548232 m, 12383 m/sec, 1665678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/274 5/5 DLCround-PT-13b-LTLFireability-10 601101 m, 10573 m/sec, 1847787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/274 5/5 DLCround-PT-13b-LTLFireability-10 652852 m, 10350 m/sec, 2022455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for DLCround-PT-13b-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-13b-LTLFireability-07
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DLCround-PT-13b-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 162
[[35mlola[0m][I] fired transitions : 162
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-13b-LTLFireability-04
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for DLCround-PT-13b-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 17 DLCround-PT-13b-LTLFireability-03
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCround-PT-13b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 162
[[35mlola[0m][I] fired transitions : 162
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 DLCround-PT-13b-LTLFireability-02
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 5/461 3/2000 DLCround-PT-13b-LTLFireability-02 154649 m, 30929 m/sec, 195270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 10/461 5/2000 DLCround-PT-13b-LTLFireability-02 318912 m, 32852 m/sec, 404577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 15/461 6/2000 DLCround-PT-13b-LTLFireability-02 482746 m, 32766 m/sec, 613881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 20/461 9/2000 DLCround-PT-13b-LTLFireability-02 644938 m, 32438 m/sec, 822531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 25/461 10/2000 DLCround-PT-13b-LTLFireability-02 806799 m, 32372 m/sec, 1029044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 30/461 12/2000 DLCround-PT-13b-LTLFireability-02 967708 m, 32181 m/sec, 1236354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 35/461 14/2000 DLCround-PT-13b-LTLFireability-02 1128605 m, 32179 m/sec, 1442601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 40/461 16/2000 DLCround-PT-13b-LTLFireability-02 1289576 m, 32194 m/sec, 1650194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 45/461 17/2000 DLCround-PT-13b-LTLFireability-02 1450632 m, 32211 m/sec, 1855945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 50/461 19/2000 DLCround-PT-13b-LTLFireability-02 1611158 m, 32105 m/sec, 2059134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 55/461 20/2000 DLCround-PT-13b-LTLFireability-02 1771179 m, 32004 m/sec, 2262037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 60/461 22/2000 DLCround-PT-13b-LTLFireability-02 1931149 m, 31994 m/sec, 2467751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 65/461 24/2000 DLCround-PT-13b-LTLFireability-02 2090169 m, 31804 m/sec, 2673984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 70/461 26/2000 DLCround-PT-13b-LTLFireability-02 2250041 m, 31974 m/sec, 2881184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 75/461 27/2000 DLCround-PT-13b-LTLFireability-02 2408089 m, 31609 m/sec, 3085243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 80/461 29/2000 DLCround-PT-13b-LTLFireability-02 2567797 m, 31941 m/sec, 3289740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 85/461 30/2000 DLCround-PT-13b-LTLFireability-02 2727001 m, 31840 m/sec, 3491588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 90/461 31/2000 DLCround-PT-13b-LTLFireability-02 2885665 m, 31732 m/sec, 3694484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 95/461 33/2000 DLCround-PT-13b-LTLFireability-02 3042508 m, 31368 m/sec, 3897297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 100/461 34/2000 DLCround-PT-13b-LTLFireability-02 3199593 m, 31417 m/sec, 4100433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 105/461 36/2000 DLCround-PT-13b-LTLFireability-02 3357658 m, 31613 m/sec, 4304329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 110/461 37/2000 DLCround-PT-13b-LTLFireability-02 3514860 m, 31440 m/sec, 4507590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 115/461 39/2000 DLCround-PT-13b-LTLFireability-02 3672688 m, 31565 m/sec, 4712876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 120/461 40/2000 DLCround-PT-13b-LTLFireability-02 3829898 m, 31442 m/sec, 4916740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 125/461 42/2000 DLCround-PT-13b-LTLFireability-02 3986401 m, 31300 m/sec, 5120124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 130/461 44/2000 DLCround-PT-13b-LTLFireability-02 4146526 m, 32025 m/sec, 5324072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 135/461 45/2000 DLCround-PT-13b-LTLFireability-02 4304819 m, 31658 m/sec, 5528932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 140/461 46/2000 DLCround-PT-13b-LTLFireability-02 4459500 m, 30936 m/sec, 5732464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 145/461 48/2000 DLCround-PT-13b-LTLFireability-02 4616445 m, 31389 m/sec, 5936285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 150/461 49/2000 DLCround-PT-13b-LTLFireability-02 4774124 m, 31535 m/sec, 6141718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 155/461 51/2000 DLCround-PT-13b-LTLFireability-02 4931573 m, 31489 m/sec, 6347754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 160/461 53/2000 DLCround-PT-13b-LTLFireability-02 5089053 m, 31496 m/sec, 6551110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 165/461 54/2000 DLCround-PT-13b-LTLFireability-02 5246518 m, 31493 m/sec, 6753493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 170/461 55/2000 DLCround-PT-13b-LTLFireability-02 5402787 m, 31253 m/sec, 6955597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 175/461 57/2000 DLCround-PT-13b-LTLFireability-02 5559453 m, 31333 m/sec, 7157755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 180/461 59/2000 DLCround-PT-13b-LTLFireability-02 5715592 m, 31227 m/sec, 7362133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 185/461 60/2000 DLCround-PT-13b-LTLFireability-02 5871124 m, 31106 m/sec, 7563973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 190/461 61/2000 DLCround-PT-13b-LTLFireability-02 6027429 m, 31261 m/sec, 7765741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 195/461 63/2000 DLCround-PT-13b-LTLFireability-02 6182692 m, 31052 m/sec, 7969367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 200/461 64/2000 DLCround-PT-13b-LTLFireability-02 6337192 m, 30900 m/sec, 8171352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 205/461 66/2000 DLCround-PT-13b-LTLFireability-02 6492202 m, 31002 m/sec, 8373179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 210/461 68/2000 DLCround-PT-13b-LTLFireability-02 6653422 m, 32244 m/sec, 8579814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 215/461 70/2000 DLCround-PT-13b-LTLFireability-02 6816554 m, 32626 m/sec, 8786579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 220/461 72/2000 DLCround-PT-13b-LTLFireability-02 6978038 m, 32296 m/sec, 8992083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 225/461 74/2000 DLCround-PT-13b-LTLFireability-02 7138427 m, 32077 m/sec, 9198306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 230/461 76/2000 DLCround-PT-13b-LTLFireability-02 7298311 m, 31976 m/sec, 9403307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 235/461 77/2000 DLCround-PT-13b-LTLFireability-02 7457184 m, 31774 m/sec, 9607231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 240/461 79/2000 DLCround-PT-13b-LTLFireability-02 7617234 m, 32010 m/sec, 9811609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 245/461 81/2000 DLCround-PT-13b-LTLFireability-02 7776780 m, 31909 m/sec, 10015822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 250/461 83/2000 DLCround-PT-13b-LTLFireability-02 7935925 m, 31829 m/sec, 10217839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 255/461 84/2000 DLCround-PT-13b-LTLFireability-02 8094107 m, 31636 m/sec, 10420258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 260/461 86/2000 DLCround-PT-13b-LTLFireability-02 8252649 m, 31708 m/sec, 10624936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 265/461 87/2000 DLCround-PT-13b-LTLFireability-02 8411446 m, 31759 m/sec, 10828055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 270/461 89/2000 DLCround-PT-13b-LTLFireability-02 8568309 m, 31372 m/sec, 11031414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 275/461 90/2000 DLCround-PT-13b-LTLFireability-02 8726558 m, 31649 m/sec, 11232375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 280/461 92/2000 DLCround-PT-13b-LTLFireability-02 8883676 m, 31423 m/sec, 11435509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 285/461 93/2000 DLCround-PT-13b-LTLFireability-02 9040589 m, 31382 m/sec, 11637731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 290/461 95/2000 DLCround-PT-13b-LTLFireability-02 9198115 m, 31505 m/sec, 11838583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 295/461 96/2000 DLCround-PT-13b-LTLFireability-02 9356564 m, 31689 m/sec, 12040831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 300/461 98/2000 DLCround-PT-13b-LTLFireability-02 9513012 m, 31289 m/sec, 12242479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 305/461 99/2000 DLCround-PT-13b-LTLFireability-02 9670633 m, 31524 m/sec, 12444461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 310/461 100/2000 DLCround-PT-13b-LTLFireability-02 9827290 m, 31331 m/sec, 12644874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 315/461 102/2000 DLCround-PT-13b-LTLFireability-02 9982078 m, 30957 m/sec, 12848074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 320/461 104/2000 DLCround-PT-13b-LTLFireability-02 10139952 m, 31574 m/sec, 13052023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 325/461 105/2000 DLCround-PT-13b-LTLFireability-02 10298346 m, 31678 m/sec, 13255273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 330/461 107/2000 DLCround-PT-13b-LTLFireability-02 10456158 m, 31562 m/sec, 13458265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 335/461 109/2000 DLCround-PT-13b-LTLFireability-02 10615284 m, 31825 m/sec, 13661940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 340/461 110/2000 DLCround-PT-13b-LTLFireability-02 10772170 m, 31377 m/sec, 13864130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 345/461 112/2000 DLCround-PT-13b-LTLFireability-02 10928081 m, 31182 m/sec, 14068195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 350/461 113/2000 DLCround-PT-13b-LTLFireability-02 11083044 m, 30992 m/sec, 14271145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 355/461 115/2000 DLCround-PT-13b-LTLFireability-02 11238304 m, 31052 m/sec, 14475293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 360/461 116/2000 DLCround-PT-13b-LTLFireability-02 11394500 m, 31239 m/sec, 14678113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 365/461 118/2000 DLCround-PT-13b-LTLFireability-02 11551611 m, 31422 m/sec, 14880347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 370/461 120/2000 DLCround-PT-13b-LTLFireability-02 11707286 m, 31135 m/sec, 15081726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 375/461 121/2000 DLCround-PT-13b-LTLFireability-02 11862186 m, 30980 m/sec, 15282425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 380/461 122/2000 DLCround-PT-13b-LTLFireability-02 12019256 m, 31414 m/sec, 15483847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 385/461 124/2000 DLCround-PT-13b-LTLFireability-02 12175383 m, 31225 m/sec, 15686273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 390/461 125/2000 DLCround-PT-13b-LTLFireability-02 12330575 m, 31038 m/sec, 15888010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 395/461 127/2000 DLCround-PT-13b-LTLFireability-02 12486956 m, 31276 m/sec, 16089342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 400/461 128/2000 DLCround-PT-13b-LTLFireability-02 12641113 m, 30831 m/sec, 16291686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 405/461 130/2000 DLCround-PT-13b-LTLFireability-02 12795549 m, 30887 m/sec, 16492814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 410/461 131/2000 DLCround-PT-13b-LTLFireability-02 12950399 m, 30970 m/sec, 16694229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 415/461 133/2000 DLCround-PT-13b-LTLFireability-02 13106282 m, 31176 m/sec, 16897179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 420/461 134/2000 DLCround-PT-13b-LTLFireability-02 13261468 m, 31037 m/sec, 17099680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 425/461 136/2000 DLCround-PT-13b-LTLFireability-02 13415217 m, 30749 m/sec, 17301621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 430/461 138/2000 DLCround-PT-13b-LTLFireability-02 13571590 m, 31274 m/sec, 17504799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 435/461 140/2000 DLCround-PT-13b-LTLFireability-02 13731951 m, 32072 m/sec, 17711084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 440/461 142/2000 DLCround-PT-13b-LTLFireability-02 13891584 m, 31926 m/sec, 17916491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 445/461 144/2000 DLCround-PT-13b-LTLFireability-02 14050695 m, 31822 m/sec, 18119785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 450/461 146/2000 DLCround-PT-13b-LTLFireability-02 14208911 m, 31643 m/sec, 18322134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 455/461 147/2000 DLCround-PT-13b-LTLFireability-02 14367272 m, 31672 m/sec, 18525138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 460/461 149/2000 DLCround-PT-13b-LTLFireability-02 14525333 m, 31612 m/sec, 18729551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 15 (type EXCL) for DLCround-PT-13b-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 DLCround-PT-13b-LTLFireability-00
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 DLCround-PT-13b-LTLFireability-02
[[35mlola[0m][I] time limit : 2768 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 5/461 3/2000 DLCround-PT-13b-LTLFireability-00 158693 m, 31738 m/sec, 200396 t fired, .
[[35mlola[0m][.] 15 LTL EXCL 5/2768 3/5 DLCround-PT-13b-LTLFireability-02 158258 m, -2873415 m/sec, 199847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 10/461 5/2000 DLCround-PT-13b-LTLFireability-00 321875 m, 32636 m/sec, 408360 t fired, .
[[35mlola[0m][.] 15 LTL EXCL 10/395 5/5 DLCround-PT-13b-LTLFireability-02 320650 m, 32478 m/sec, 406780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 15 (type EXCL) for DLCround-PT-13b-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 15/461 6/2000 DLCround-PT-13b-LTLFireability-00 485555 m, 32736 m/sec, 617516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 20/461 9/2000 DLCround-PT-13b-LTLFireability-00 649586 m, 32806 m/sec, 828394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 25/461 10/2000 DLCround-PT-13b-LTLFireability-00 813312 m, 32745 m/sec, 1037211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 30/461 12/2000 DLCround-PT-13b-LTLFireability-00 975781 m, 32493 m/sec, 1246910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 35/461 14/2000 DLCround-PT-13b-LTLFireability-00 1138351 m, 32514 m/sec, 1455111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 3 LTL EXCL 40/461 16/2000 DLCround-PT-13b-LTLFireability-00 1300138 m, 32357 m/sec, 1663840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for DLCround-PT-13b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1364516
[[35mlola[0m][I] fired transitions : 1746089
[[35mlola[0m][I] time used : 42
[[35mlola[0m][I] memory pages used : 16
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 30 DLCround-PT-13b-LTLFireability-06
[[35mlola[0m][I] time limit : 681 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for DLCround-PT-13b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-13b-LTLFireability-09
[[35mlola[0m][I] time limit : 908 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 3/908 1/2000 DLCround-PT-13b-LTLFireability-09 2661 m, 532 m/sec, 5623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 8/908 1/2000 DLCround-PT-13b-LTLFireability-09 6926 m, 853 m/sec, 15548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 13/908 1/2000 DLCround-PT-13b-LTLFireability-09 11417 m, 898 m/sec, 26052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 18/908 1/2000 DLCround-PT-13b-LTLFireability-09 15685 m, 853 m/sec, 36181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 23/908 1/2000 DLCround-PT-13b-LTLFireability-09 19778 m, 818 m/sec, 45335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 28/908 1/2000 DLCround-PT-13b-LTLFireability-09 24063 m, 857 m/sec, 55254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 33/908 1/2000 DLCround-PT-13b-LTLFireability-09 28502 m, 887 m/sec, 65782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 38/908 1/2000 DLCround-PT-13b-LTLFireability-09 32868 m, 873 m/sec, 75751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 43/908 1/2000 DLCround-PT-13b-LTLFireability-09 37341 m, 894 m/sec, 86243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 48/908 1/2000 DLCround-PT-13b-LTLFireability-09 42071 m, 946 m/sec, 97589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 53/908 1/2000 DLCround-PT-13b-LTLFireability-09 44314 m, 448 m/sec, 102281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 58/908 1/2000 DLCround-PT-13b-LTLFireability-09 46851 m, 507 m/sec, 108309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 63/908 1/2000 DLCround-PT-13b-LTLFireability-09 48984 m, 426 m/sec, 113121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 68/908 1/2000 DLCround-PT-13b-LTLFireability-09 51312 m, 465 m/sec, 118480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 73/908 1/2000 DLCround-PT-13b-LTLFireability-09 53933 m, 524 m/sec, 124714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 78/908 1/2000 DLCround-PT-13b-LTLFireability-09 56824 m, 578 m/sec, 131809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 83/908 1/2000 DLCround-PT-13b-LTLFireability-09 59376 m, 510 m/sec, 137905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 88/908 1/2000 DLCround-PT-13b-LTLFireability-09 61842 m, 493 m/sec, 143751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 93/908 1/2000 DLCround-PT-13b-LTLFireability-09 64130 m, 457 m/sec, 148822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 98/908 1/2000 DLCround-PT-13b-LTLFireability-09 66540 m, 482 m/sec, 154459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 103/908 1/2000 DLCround-PT-13b-LTLFireability-09 69150 m, 522 m/sec, 160663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 108/908 1/2000 DLCround-PT-13b-LTLFireability-09 71363 m, 442 m/sec, 165690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 113/908 1/2000 DLCround-PT-13b-LTLFireability-09 73794 m, 486 m/sec, 171361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 118/908 1/2000 DLCround-PT-13b-LTLFireability-09 76119 m, 465 m/sec, 176803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 123/908 1/2000 DLCround-PT-13b-LTLFireability-09 78641 m, 504 m/sec, 182815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 128/908 1/2000 DLCround-PT-13b-LTLFireability-09 80964 m, 464 m/sec, 187975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 133/908 1/2000 DLCround-PT-13b-LTLFireability-09 83449 m, 497 m/sec, 193799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 138/908 1/2000 DLCround-PT-13b-LTLFireability-09 85746 m, 459 m/sec, 199048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 143/908 1/2000 DLCround-PT-13b-LTLFireability-09 88314 m, 513 m/sec, 205158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 148/908 1/2000 DLCround-PT-13b-LTLFireability-09 90829 m, 503 m/sec, 211111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 153/908 1/2000 DLCround-PT-13b-LTLFireability-09 93605 m, 555 m/sec, 217833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DLCround-PT-13b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 95126
[[35mlola[0m][I] fired transitions : 221096
[[35mlola[0m][I] time used : 157
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-13b-LTLFireability-11
[[35mlola[0m][I] time limit : 1284 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCround-PT-13b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 296
[[35mlola[0m][I] fired transitions : 296
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-13b-LTLFireability-05
[[35mlola[0m][I] time limit : 2569 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for DLCround-PT-13b-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 294
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13b-LTLFireability-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13b-LTLFireability-12: INITIAL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-13b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-13b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700284"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-13b.tgz
mv DLCround-PT-13b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;