About the Execution of LoLA for DLCround-PT-13a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15296.592 | 3600000.00 | 979851.00 | 13334.20 | FFT??T??TTFFTTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700275.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-13a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700275
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 18:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 13 18:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Apr 13 17:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 13 17:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 987K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-13a-LTLCardinality-00
FORMULA_NAME DLCround-PT-13a-LTLCardinality-01
FORMULA_NAME DLCround-PT-13a-LTLCardinality-02
FORMULA_NAME DLCround-PT-13a-LTLCardinality-03
FORMULA_NAME DLCround-PT-13a-LTLCardinality-04
FORMULA_NAME DLCround-PT-13a-LTLCardinality-05
FORMULA_NAME DLCround-PT-13a-LTLCardinality-06
FORMULA_NAME DLCround-PT-13a-LTLCardinality-07
FORMULA_NAME DLCround-PT-13a-LTLCardinality-08
FORMULA_NAME DLCround-PT-13a-LTLCardinality-09
FORMULA_NAME DLCround-PT-13a-LTLCardinality-10
FORMULA_NAME DLCround-PT-13a-LTLCardinality-11
FORMULA_NAME DLCround-PT-13a-LTLCardinality-12
FORMULA_NAME DLCround-PT-13a-LTLCardinality-13
FORMULA_NAME DLCround-PT-13a-LTLCardinality-14
FORMULA_NAME DLCround-PT-13a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717107147921
FORMULA DLCround-PT-13a-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 0 DLCround-PT-13a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/SRCH) for 9 DLCround-PT-13a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 18 DLCround-PT-13a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 DLCround-PT-13a-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 DLCround-PT-13a-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for DLCround-PT-13a-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for DLCround-PT-13a-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 30 DLCround-PT-13a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 43 DLCround-PT-13a-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 46 DLCround-PT-13a-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 33 DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-13a-LTLCardinality-01
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCround-PT-13a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 DLCround-PT-13a-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for DLCround-PT-13a-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 40 DLCround-PT-13a-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for DLCround-PT-13a-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for DLCround-PT-13a-LTLCardinality-14 stopped (result already fixed).
[[35mlola[0m][I] planning for DLCround-PT-13a-LTLCardinality-13 stopped (result already fixed).
[[35mlola[0m][I] planning for DLCround-PT-13a-LTLCardinality-10 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-13a-LTLCardinality-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for DLCround-PT-13a-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-13a-LTLCardinality-00
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCround-PT-13a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-13a-LTLCardinality-02
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 33 DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCround-PT-13a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 465
[[35mlola[0m][I] fired transitions : 15588
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-13a-LTLCardinality-12
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCround-PT-13a-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 33 DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCround-PT-13a-LTLCardinality-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-13a-LTLCardinality-04
[[35mlola[0m][I] time limit : 898 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DLCround-PT-13a-LTLCardinality-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 3/898 1/2000 DLCround-PT-13a-LTLCardinality-04 65068 m, 13013 m/sec, 3052238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 8/898 1/2000 DLCround-PT-13a-LTLCardinality-04 151251 m, 17236 m/sec, 7411233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 13/898 2/2000 DLCround-PT-13a-LTLCardinality-04 244523 m, 18654 m/sec, 11999895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 18/898 3/2000 DLCround-PT-13a-LTLCardinality-04 332683 m, 17632 m/sec, 16590723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 23/898 3/2000 DLCround-PT-13a-LTLCardinality-04 421446 m, 17752 m/sec, 21205029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 28/898 4/2000 DLCround-PT-13a-LTLCardinality-04 506890 m, 17088 m/sec, 25718542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 33/898 4/2000 DLCround-PT-13a-LTLCardinality-04 577284 m, 14078 m/sec, 29239989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 38/898 5/2000 DLCround-PT-13a-LTLCardinality-04 666348 m, 17812 m/sec, 33656861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 43/898 5/2000 DLCround-PT-13a-LTLCardinality-04 751299 m, 16990 m/sec, 38068306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 48/898 6/2000 DLCround-PT-13a-LTLCardinality-04 834383 m, 16616 m/sec, 42453854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 53/898 6/2000 DLCround-PT-13a-LTLCardinality-04 918252 m, 16773 m/sec, 46897796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 58/898 7/2000 DLCround-PT-13a-LTLCardinality-04 1009898 m, 18329 m/sec, 51576487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 63/898 8/2000 DLCround-PT-13a-LTLCardinality-04 1113160 m, 20652 m/sec, 56266633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 68/898 8/2000 DLCround-PT-13a-LTLCardinality-04 1199063 m, 17180 m/sec, 60711989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 73/898 9/2000 DLCround-PT-13a-LTLCardinality-04 1276612 m, 15509 m/sec, 64924186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 78/898 9/2000 DLCround-PT-13a-LTLCardinality-04 1362585 m, 17194 m/sec, 69457924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 83/898 10/2000 DLCround-PT-13a-LTLCardinality-04 1444810 m, 16445 m/sec, 73804205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 88/898 10/2000 DLCround-PT-13a-LTLCardinality-04 1528490 m, 16736 m/sec, 78103102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 93/898 11/2000 DLCround-PT-13a-LTLCardinality-04 1607878 m, 15877 m/sec, 82547126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 98/898 11/2000 DLCround-PT-13a-LTLCardinality-04 1682151 m, 14854 m/sec, 86933129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 103/898 12/2000 DLCround-PT-13a-LTLCardinality-04 1757828 m, 15135 m/sec, 91360395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 108/898 12/2000 DLCround-PT-13a-LTLCardinality-04 1831557 m, 14745 m/sec, 95729685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 113/898 13/2000 DLCround-PT-13a-LTLCardinality-04 1903862 m, 14461 m/sec, 100105742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 118/898 13/2000 DLCround-PT-13a-LTLCardinality-04 1974668 m, 14161 m/sec, 104440889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 123/898 14/2000 DLCround-PT-13a-LTLCardinality-04 2045352 m, 14136 m/sec, 108766593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 128/898 14/2000 DLCround-PT-13a-LTLCardinality-04 2113648 m, 13659 m/sec, 113085484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 133/898 15/2000 DLCround-PT-13a-LTLCardinality-04 2186094 m, 14489 m/sec, 117492520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 138/898 15/2000 DLCround-PT-13a-LTLCardinality-04 2265364 m, 15854 m/sec, 122165599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 143/898 16/2000 DLCround-PT-13a-LTLCardinality-04 2354058 m, 17738 m/sec, 126933344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 148/898 16/2000 DLCround-PT-13a-LTLCardinality-04 2431840 m, 15556 m/sec, 131572341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 153/898 17/2000 DLCround-PT-13a-LTLCardinality-04 2501405 m, 13913 m/sec, 135897464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 158/898 17/2000 DLCround-PT-13a-LTLCardinality-04 2571257 m, 13970 m/sec, 140223633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 163/898 18/2000 DLCround-PT-13a-LTLCardinality-04 2652761 m, 16300 m/sec, 144765116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 168/898 18/2000 DLCround-PT-13a-LTLCardinality-04 2726802 m, 14808 m/sec, 149224725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 173/898 19/2000 DLCround-PT-13a-LTLCardinality-04 2795403 m, 13720 m/sec, 153469475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 178/898 19/2000 DLCround-PT-13a-LTLCardinality-04 2864081 m, 13735 m/sec, 157771572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 183/898 20/2000 DLCround-PT-13a-LTLCardinality-04 2935887 m, 14361 m/sec, 161997525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 188/898 20/2000 DLCround-PT-13a-LTLCardinality-04 3013325 m, 15487 m/sec, 166395975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 193/898 21/2000 DLCround-PT-13a-LTLCardinality-04 3098053 m, 16945 m/sec, 170963641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 198/898 21/2000 DLCround-PT-13a-LTLCardinality-04 3172087 m, 14806 m/sec, 175421423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 203/898 22/2000 DLCround-PT-13a-LTLCardinality-04 3245203 m, 14623 m/sec, 179836254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 208/898 22/2000 DLCround-PT-13a-LTLCardinality-04 3319100 m, 14779 m/sec, 184264542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 213/898 23/2000 DLCround-PT-13a-LTLCardinality-04 3391116 m, 14403 m/sec, 188699737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 218/898 23/2000 DLCround-PT-13a-LTLCardinality-04 3464137 m, 14604 m/sec, 193092891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 223/898 24/2000 DLCround-PT-13a-LTLCardinality-04 3541877 m, 15548 m/sec, 197677064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 228/898 24/2000 DLCround-PT-13a-LTLCardinality-04 3613473 m, 14319 m/sec, 201972500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 233/898 24/2000 DLCround-PT-13a-LTLCardinality-04 3683352 m, 13975 m/sec, 206320360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 238/898 25/2000 DLCround-PT-13a-LTLCardinality-04 3755891 m, 14507 m/sec, 210724538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 243/898 25/2000 DLCround-PT-13a-LTLCardinality-04 3829781 m, 14778 m/sec, 215118341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 248/898 26/2000 DLCround-PT-13a-LTLCardinality-04 3896714 m, 13386 m/sec, 219342621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 253/898 26/2000 DLCround-PT-13a-LTLCardinality-04 3970485 m, 14754 m/sec, 223822735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 258/898 27/2000 DLCround-PT-13a-LTLCardinality-04 4046672 m, 15237 m/sec, 228384185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 263/898 27/2000 DLCround-PT-13a-LTLCardinality-04 4115337 m, 13733 m/sec, 232678947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 268/898 28/2000 DLCround-PT-13a-LTLCardinality-04 4184543 m, 13841 m/sec, 236963117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 273/898 28/2000 DLCround-PT-13a-LTLCardinality-04 4256476 m, 14386 m/sec, 241386441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 278/898 29/2000 DLCround-PT-13a-LTLCardinality-04 4322708 m, 13246 m/sec, 245599846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 283/898 29/2000 DLCround-PT-13a-LTLCardinality-04 4390294 m, 13517 m/sec, 249808641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 288/898 30/2000 DLCround-PT-13a-LTLCardinality-04 4461968 m, 14334 m/sec, 254167606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 293/898 30/2000 DLCround-PT-13a-LTLCardinality-04 4542793 m, 16165 m/sec, 258952644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 298/898 31/2000 DLCround-PT-13a-LTLCardinality-04 4623423 m, 16126 m/sec, 263593247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 303/898 31/2000 DLCround-PT-13a-LTLCardinality-04 4709721 m, 17259 m/sec, 268311749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 308/898 32/2000 DLCround-PT-13a-LTLCardinality-04 4800657 m, 18187 m/sec, 272963457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 313/898 32/2000 DLCround-PT-13a-LTLCardinality-04 4892618 m, 18392 m/sec, 277454353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 318/898 33/2000 DLCround-PT-13a-LTLCardinality-04 4977515 m, 16979 m/sec, 282045928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 323/898 33/2000 DLCround-PT-13a-LTLCardinality-04 5045757 m, 13648 m/sec, 286329865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 328/898 34/2000 DLCround-PT-13a-LTLCardinality-04 5127232 m, 16295 m/sec, 290758024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 333/898 34/2000 DLCround-PT-13a-LTLCardinality-04 5194820 m, 13517 m/sec, 294987713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 338/898 35/2000 DLCround-PT-13a-LTLCardinality-04 5264805 m, 13997 m/sec, 299304735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 343/898 35/2000 DLCround-PT-13a-LTLCardinality-04 5337102 m, 14459 m/sec, 303675940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 348/898 36/2000 DLCround-PT-13a-LTLCardinality-04 5408519 m, 14283 m/sec, 308063334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 353/898 36/2000 DLCround-PT-13a-LTLCardinality-04 5479361 m, 14168 m/sec, 312506400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 358/898 37/2000 DLCround-PT-13a-LTLCardinality-04 5554966 m, 15121 m/sec, 317158871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 363/898 37/2000 DLCround-PT-13a-LTLCardinality-04 5640834 m, 17173 m/sec, 321681868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 368/898 38/2000 DLCround-PT-13a-LTLCardinality-04 5724570 m, 16747 m/sec, 326163799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 373/898 38/2000 DLCround-PT-13a-LTLCardinality-04 5807921 m, 16670 m/sec, 330620749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 378/898 39/2000 DLCround-PT-13a-LTLCardinality-04 5879086 m, 14233 m/sec, 334981342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 383/898 39/2000 DLCround-PT-13a-LTLCardinality-04 5946693 m, 13521 m/sec, 339238700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 388/898 40/2000 DLCround-PT-13a-LTLCardinality-04 6018831 m, 14427 m/sec, 343599690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 393/898 40/2000 DLCround-PT-13a-LTLCardinality-04 6087773 m, 13788 m/sec, 347903465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 398/898 41/2000 DLCround-PT-13a-LTLCardinality-04 6155368 m, 13519 m/sec, 352180764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 403/898 41/2000 DLCround-PT-13a-LTLCardinality-04 6223875 m, 13701 m/sec, 356478731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 408/898 41/2000 DLCround-PT-13a-LTLCardinality-04 6291842 m, 13593 m/sec, 360698882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 413/898 42/2000 DLCround-PT-13a-LTLCardinality-04 6362259 m, 14083 m/sec, 364918540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 418/898 42/2000 DLCround-PT-13a-LTLCardinality-04 6433778 m, 14303 m/sec, 369291418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 423/898 43/2000 DLCround-PT-13a-LTLCardinality-04 6501267 m, 13497 m/sec, 373414445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 428/898 43/2000 DLCround-PT-13a-LTLCardinality-04 6568817 m, 13510 m/sec, 377710580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 433/898 44/2000 DLCround-PT-13a-LTLCardinality-04 6636556 m, 13547 m/sec, 381978685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 438/898 44/2000 DLCround-PT-13a-LTLCardinality-04 6705145 m, 13717 m/sec, 386315878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 443/898 45/2000 DLCround-PT-13a-LTLCardinality-04 6771940 m, 13359 m/sec, 390552209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 448/898 45/2000 DLCround-PT-13a-LTLCardinality-04 6840945 m, 13801 m/sec, 394919397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 453/898 45/2000 DLCround-PT-13a-LTLCardinality-04 6913332 m, 14477 m/sec, 399271149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 458/898 46/2000 DLCround-PT-13a-LTLCardinality-04 6987562 m, 14846 m/sec, 403564759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 463/898 46/2000 DLCround-PT-13a-LTLCardinality-04 7059952 m, 14478 m/sec, 407941803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 468/898 47/2000 DLCround-PT-13a-LTLCardinality-04 7128278 m, 13665 m/sec, 412178715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 473/898 47/2000 DLCround-PT-13a-LTLCardinality-04 7194950 m, 13334 m/sec, 416388237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 478/898 48/2000 DLCround-PT-13a-LTLCardinality-04 7269676 m, 14945 m/sec, 420908165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 483/898 48/2000 DLCround-PT-13a-LTLCardinality-04 7342940 m, 14652 m/sec, 425488682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 488/898 49/2000 DLCround-PT-13a-LTLCardinality-04 7426703 m, 16752 m/sec, 430292742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 493/898 49/2000 DLCround-PT-13a-LTLCardinality-04 7512852 m, 17229 m/sec, 435176860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 498/898 50/2000 DLCround-PT-13a-LTLCardinality-04 7584943 m, 14418 m/sec, 439629071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 503/898 50/2000 DLCround-PT-13a-LTLCardinality-04 7654708 m, 13953 m/sec, 443901309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 508/898 51/2000 DLCround-PT-13a-LTLCardinality-04 7727209 m, 14500 m/sec, 448243475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 513/898 51/2000 DLCround-PT-13a-LTLCardinality-04 7795833 m, 13724 m/sec, 452493912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 518/898 52/2000 DLCround-PT-13a-LTLCardinality-04 7869888 m, 14811 m/sec, 456999375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 523/898 52/2000 DLCround-PT-13a-LTLCardinality-04 7937493 m, 13521 m/sec, 461222080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 528/898 53/2000 DLCround-PT-13a-LTLCardinality-04 8005030 m, 13507 m/sec, 465507958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 533/898 53/2000 DLCround-PT-13a-LTLCardinality-04 8070229 m, 13039 m/sec, 469700566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 538/898 53/2000 DLCround-PT-13a-LTLCardinality-04 8136025 m, 13159 m/sec, 473886807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 543/898 54/2000 DLCround-PT-13a-LTLCardinality-04 8206144 m, 14023 m/sec, 478288190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 548/898 54/2000 DLCround-PT-13a-LTLCardinality-04 8280855 m, 14942 m/sec, 482818770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 553/898 55/2000 DLCround-PT-13a-LTLCardinality-04 8356286 m, 15086 m/sec, 487294277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 558/898 55/2000 DLCround-PT-13a-LTLCardinality-04 8437735 m, 16289 m/sec, 491743343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 563/898 56/2000 DLCround-PT-13a-LTLCardinality-04 8518802 m, 16213 m/sec, 496177235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 568/898 56/2000 DLCround-PT-13a-LTLCardinality-04 8597157 m, 15671 m/sec, 500619059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 573/898 57/2000 DLCround-PT-13a-LTLCardinality-04 8665262 m, 13621 m/sec, 504878322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 578/898 57/2000 DLCround-PT-13a-LTLCardinality-04 8732198 m, 13387 m/sec, 509089836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 583/898 58/2000 DLCround-PT-13a-LTLCardinality-04 8804765 m, 14513 m/sec, 513403622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 588/898 58/2000 DLCround-PT-13a-LTLCardinality-04 8889793 m, 17005 m/sec, 518082249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 593/898 59/2000 DLCround-PT-13a-LTLCardinality-04 8959877 m, 14016 m/sec, 522316534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 598/898 59/2000 DLCround-PT-13a-LTLCardinality-04 9031042 m, 14233 m/sec, 526628675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 603/898 60/2000 DLCround-PT-13a-LTLCardinality-04 9106916 m, 15174 m/sec, 531084234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 608/898 60/2000 DLCround-PT-13a-LTLCardinality-04 9184503 m, 15517 m/sec, 535529256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 613/898 61/2000 DLCround-PT-13a-LTLCardinality-04 9251887 m, 13476 m/sec, 539778021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 618/898 61/2000 DLCround-PT-13a-LTLCardinality-04 9316368 m, 12896 m/sec, 543894846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 623/898 62/2000 DLCround-PT-13a-LTLCardinality-04 9385419 m, 13810 m/sec, 548244154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 628/898 62/2000 DLCround-PT-13a-LTLCardinality-04 9460231 m, 14962 m/sec, 552772243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 633/898 63/2000 DLCround-PT-13a-LTLCardinality-04 9530145 m, 13982 m/sec, 557092082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 638/898 63/2000 DLCround-PT-13a-LTLCardinality-04 9599459 m, 13862 m/sec, 561373570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 643/898 63/2000 DLCround-PT-13a-LTLCardinality-04 9672866 m, 14681 m/sec, 565715995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 648/898 64/2000 DLCround-PT-13a-LTLCardinality-04 9744138 m, 14254 m/sec, 569921812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 653/898 64/2000 DLCround-PT-13a-LTLCardinality-04 9813278 m, 13828 m/sec, 574199723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 658/898 65/2000 DLCround-PT-13a-LTLCardinality-04 9884058 m, 14156 m/sec, 578523466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 663/898 65/2000 DLCround-PT-13a-LTLCardinality-04 9964876 m, 16163 m/sec, 583247178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 668/898 66/2000 DLCround-PT-13a-LTLCardinality-04 10029965 m, 13017 m/sec, 587446077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 673/898 66/2000 DLCround-PT-13a-LTLCardinality-04 10094217 m, 12850 m/sec, 591556283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 678/898 67/2000 DLCround-PT-13a-LTLCardinality-04 10160590 m, 13274 m/sec, 595705430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 683/898 67/2000 DLCround-PT-13a-LTLCardinality-04 10225015 m, 12885 m/sec, 599804132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 688/898 67/2000 DLCround-PT-13a-LTLCardinality-04 10294614 m, 13919 m/sec, 603967641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 693/898 68/2000 DLCround-PT-13a-LTLCardinality-04 10363678 m, 13812 m/sec, 608211636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 698/898 68/2000 DLCround-PT-13a-LTLCardinality-04 10429385 m, 13141 m/sec, 612344074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 703/898 69/2000 DLCround-PT-13a-LTLCardinality-04 10499353 m, 13993 m/sec, 616631748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 708/898 69/2000 DLCround-PT-13a-LTLCardinality-04 10564177 m, 12964 m/sec, 620751372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 713/898 70/2000 DLCround-PT-13a-LTLCardinality-04 10631664 m, 13497 m/sec, 624935945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 718/898 70/2000 DLCround-PT-13a-LTLCardinality-04 10697339 m, 13135 m/sec, 629073252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 723/898 71/2000 DLCround-PT-13a-LTLCardinality-04 10761079 m, 12748 m/sec, 633176777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 728/898 71/2000 DLCround-PT-13a-LTLCardinality-04 10825417 m, 12867 m/sec, 637258952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 733/898 71/2000 DLCround-PT-13a-LTLCardinality-04 10893033 m, 13523 m/sec, 641401855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 738/898 72/2000 DLCround-PT-13a-LTLCardinality-04 10957481 m, 12889 m/sec, 645439563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 743/898 72/2000 DLCround-PT-13a-LTLCardinality-04 11031491 m, 14802 m/sec, 649733869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 748/898 73/2000 DLCround-PT-13a-LTLCardinality-04 11098844 m, 13470 m/sec, 653902025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 753/898 73/2000 DLCround-PT-13a-LTLCardinality-04 11192751 m, 18781 m/sec, 658564986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 758/898 74/2000 DLCround-PT-13a-LTLCardinality-04 11277475 m, 16944 m/sec, 663081287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 763/898 74/2000 DLCround-PT-13a-LTLCardinality-04 11342180 m, 12941 m/sec, 667188152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 768/898 75/2000 DLCround-PT-13a-LTLCardinality-04 11417240 m, 15012 m/sec, 671629663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 773/898 75/2000 DLCround-PT-13a-LTLCardinality-04 11489036 m, 14359 m/sec, 675982970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 778/898 76/2000 DLCround-PT-13a-LTLCardinality-04 11558060 m, 13804 m/sec, 680355980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 783/898 76/2000 DLCround-PT-13a-LTLCardinality-04 11634304 m, 15248 m/sec, 684753056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 788/898 77/2000 DLCround-PT-13a-LTLCardinality-04 11717329 m, 16605 m/sec, 689309067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 793/898 77/2000 DLCround-PT-13a-LTLCardinality-04 11806193 m, 17772 m/sec, 693898282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 798/898 78/2000 DLCround-PT-13a-LTLCardinality-04 11870596 m, 12880 m/sec, 697932180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 803/898 78/2000 DLCround-PT-13a-LTLCardinality-04 11946856 m, 15252 m/sec, 702422347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 808/898 79/2000 DLCround-PT-13a-LTLCardinality-04 12027121 m, 16053 m/sec, 707082104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 813/898 79/2000 DLCround-PT-13a-LTLCardinality-04 12102418 m, 15059 m/sec, 711512978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 818/898 80/2000 DLCround-PT-13a-LTLCardinality-04 12166274 m, 12771 m/sec, 715576052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 823/898 80/2000 DLCround-PT-13a-LTLCardinality-04 12230553 m, 12855 m/sec, 719660028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 828/898 81/2000 DLCround-PT-13a-LTLCardinality-04 12301982 m, 14285 m/sec, 723909054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 833/898 81/2000 DLCround-PT-13a-LTLCardinality-04 12370144 m, 13632 m/sec, 728149297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 838/898 81/2000 DLCround-PT-13a-LTLCardinality-04 12438302 m, 13631 m/sec, 732364435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 843/898 82/2000 DLCround-PT-13a-LTLCardinality-04 12503930 m, 13125 m/sec, 736476912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 848/898 82/2000 DLCround-PT-13a-LTLCardinality-04 12575407 m, 14295 m/sec, 740655962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 853/898 83/2000 DLCround-PT-13a-LTLCardinality-04 12661445 m, 17207 m/sec, 745221416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 858/898 83/2000 DLCround-PT-13a-LTLCardinality-04 12740509 m, 15812 m/sec, 749734260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 863/898 84/2000 DLCround-PT-13a-LTLCardinality-04 12813378 m, 14573 m/sec, 754072653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 868/898 84/2000 DLCround-PT-13a-LTLCardinality-04 12885802 m, 14484 m/sec, 758312988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 873/898 85/2000 DLCround-PT-13a-LTLCardinality-04 12957959 m, 14431 m/sec, 762533626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 878/898 85/2000 DLCround-PT-13a-LTLCardinality-04 13027480 m, 13904 m/sec, 766710196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 883/898 86/2000 DLCround-PT-13a-LTLCardinality-04 13092454 m, 12994 m/sec, 770783507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 888/898 86/2000 DLCround-PT-13a-LTLCardinality-04 13154192 m, 12347 m/sec, 774759043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 893/898 86/2000 DLCround-PT-13a-LTLCardinality-04 13216416 m, 12444 m/sec, 778694676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 898/898 87/2000 DLCround-PT-13a-LTLCardinality-04 13283743 m, 13465 m/sec, 782856854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for DLCround-PT-13a-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-13a-LTLCardinality-07
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-13a-LTLCardinality-04
[[35mlola[0m][I] time limit : 2692 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCround-PT-13a-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/897 1/5 DLCround-PT-13a-LTLCardinality-04 100324 m, -2636683 m/sec, 4792865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/897 2/5 DLCround-PT-13a-LTLCardinality-04 196151 m, 19165 m/sec, 9579847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/897 2/5 DLCround-PT-13a-LTLCardinality-04 284870 m, 17743 m/sec, 14098361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/897 3/5 DLCround-PT-13a-LTLCardinality-04 369008 m, 16827 m/sec, 18551868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/897 3/5 DLCround-PT-13a-LTLCardinality-04 456069 m, 17412 m/sec, 23035264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/897 4/5 DLCround-PT-13a-LTLCardinality-04 545560 m, 17898 m/sec, 27624654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/897 5/5 DLCround-PT-13a-LTLCardinality-04 632967 m, 17481 m/sec, 32067205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/897 5/5 DLCround-PT-13a-LTLCardinality-04 719653 m, 17337 m/sec, 36457061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for DLCround-PT-13a-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-13a-LTLCardinality-06
[[35mlola[0m][I] time limit : 1323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DLCround-PT-13a-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-13a-LTLCardinality-03
[[35mlola[0m][I] time limit : 2647 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for DLCround-PT-13a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-LTLCardinality-05: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-13a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-13a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700275"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-13a.tgz
mv DLCround-PT-13a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;