About the Execution of LoLA for DLCround-PT-13a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.176 | 858189.00 | 1053449.00 | 3047.80 | ????????T?????T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700274.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-13a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700274
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 18:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 13 18:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Apr 13 17:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 13 17:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 987K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-00
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-01
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-02
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-03
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-04
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-05
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-06
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-07
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-08
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-09
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-10
FORMULA_NAME DLCround-PT-13a-CTLFireability-2024-11
FORMULA_NAME DLCround-PT-13a-CTLFireability-2023-12
FORMULA_NAME DLCround-PT-13a-CTLFireability-2023-13
FORMULA_NAME DLCround-PT-13a-CTLFireability-2023-14
FORMULA_NAME DLCround-PT-13a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717106274763
FORMULA DLCround-PT-13a-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-13a-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717107132952
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for DLCround-PT-13a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DLCround-PT-13a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 20 DLCround-PT-13a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 62 DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 62 DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 62 DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for DLCround-PT-13a-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for DLCround-PT-13a-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for DLCround-PT-13a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 44 DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type FNDP) for DLCround-PT-13a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for DLCround-PT-13a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for DLCround-PT-13a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 0 DLCround-PT-13a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 0 DLCround-PT-13a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for DLCround-PT-13a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for DLCround-PT-13a-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 DLCround-PT-13a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for DLCround-PT-13a-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-13a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCround-PT-13a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCround-PT-13a-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-13a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 1 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 1 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 0/239 1/2000 DLCround-PT-13a-CTLFireability-2024-09 23 m, 4 m/sec, 329 t fired, .
[[35mlola[0m][.] 72 CTL SRCH 4/3598 1/5 DLCround-PT-13a-CTLFireability-2024-04 182008 m, 36401 m/sec, 1233264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for DLCround-PT-13a-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 367270
[[35mlola[0m][I] fired transitions : 2546214
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/239 1/2000 DLCround-PT-13a-CTLFireability-2024-09 84825 m, 16960 m/sec, 4211823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/239 1/2000 DLCround-PT-13a-CTLFireability-2024-09 189423 m, 20919 m/sec, 9437324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/239 2/2000 DLCround-PT-13a-CTLFireability-2024-09 294307 m, 20976 m/sec, 14561829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/239 2/2000 DLCround-PT-13a-CTLFireability-2024-09 399986 m, 21135 m/sec, 19647525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/239 3/2000 DLCround-PT-13a-CTLFireability-2024-09 506410 m, 21284 m/sec, 24653591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/239 3/2000 DLCround-PT-13a-CTLFireability-2024-09 607124 m, 20142 m/sec, 29665678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/239 4/2000 DLCround-PT-13a-CTLFireability-2024-09 712769 m, 21129 m/sec, 34641137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/239 4/2000 DLCround-PT-13a-CTLFireability-2024-09 816091 m, 20664 m/sec, 39657077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/239 4/2000 DLCround-PT-13a-CTLFireability-2024-09 914067 m, 19595 m/sec, 44593535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/239 5/2000 DLCround-PT-13a-CTLFireability-2024-09 1014626 m, 20111 m/sec, 49494112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/239 5/2000 DLCround-PT-13a-CTLFireability-2024-09 1116085 m, 20291 m/sec, 54368235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/239 6/2000 DLCround-PT-13a-CTLFireability-2024-09 1216002 m, 19983 m/sec, 59263531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 65/239 6/2000 DLCround-PT-13a-CTLFireability-2024-09 1319668 m, 20733 m/sec, 64049281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 70/239 6/2000 DLCround-PT-13a-CTLFireability-2024-09 1419593 m, 19985 m/sec, 68805711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 75/239 7/2000 DLCround-PT-13a-CTLFireability-2024-09 1518263 m, 19734 m/sec, 73628630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 80/239 7/2000 DLCround-PT-13a-CTLFireability-2024-09 1626020 m, 21551 m/sec, 78731305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 85/239 8/2000 DLCround-PT-13a-CTLFireability-2024-09 1724599 m, 19715 m/sec, 83463136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 90/239 8/2000 DLCround-PT-13a-CTLFireability-2024-09 1822167 m, 19513 m/sec, 88290733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 95/239 9/2000 DLCround-PT-13a-CTLFireability-2024-09 1918216 m, 19209 m/sec, 93084898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 100/239 9/2000 DLCround-PT-13a-CTLFireability-2024-09 2016060 m, 19568 m/sec, 97848809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 105/239 9/2000 DLCround-PT-13a-CTLFireability-2024-09 2114869 m, 19761 m/sec, 102504353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 110/239 10/2000 DLCround-PT-13a-CTLFireability-2024-09 2213293 m, 19684 m/sec, 107164593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 115/239 10/2000 DLCround-PT-13a-CTLFireability-2024-09 2308210 m, 18983 m/sec, 111774924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 120/239 11/2000 DLCround-PT-13a-CTLFireability-2024-09 2405892 m, 19536 m/sec, 116557745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 125/239 11/2000 DLCround-PT-13a-CTLFireability-2024-09 2508831 m, 20587 m/sec, 121568092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 130/239 11/2000 DLCround-PT-13a-CTLFireability-2024-09 2609917 m, 20217 m/sec, 126298033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 135/239 12/2000 DLCround-PT-13a-CTLFireability-2024-09 2712131 m, 20442 m/sec, 131094664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 140/239 12/2000 DLCround-PT-13a-CTLFireability-2024-09 2811511 m, 19876 m/sec, 135732467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 145/239 13/2000 DLCround-PT-13a-CTLFireability-2024-09 2912494 m, 20196 m/sec, 140495256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 150/239 13/2000 DLCround-PT-13a-CTLFireability-2024-09 3011524 m, 19806 m/sec, 145132524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 155/239 14/2000 DLCround-PT-13a-CTLFireability-2024-09 3112201 m, 20135 m/sec, 149752348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 160/239 14/2000 DLCround-PT-13a-CTLFireability-2024-09 3212095 m, 19978 m/sec, 154321608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 165/239 14/2000 DLCround-PT-13a-CTLFireability-2024-09 3311329 m, 19846 m/sec, 158872986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 170/239 15/2000 DLCround-PT-13a-CTLFireability-2024-09 3415165 m, 20767 m/sec, 163646624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 175/239 15/2000 DLCround-PT-13a-CTLFireability-2024-09 3516676 m, 20302 m/sec, 168618615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 180/239 16/2000 DLCround-PT-13a-CTLFireability-2024-09 3614647 m, 19594 m/sec, 173495064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 185/239 16/2000 DLCround-PT-13a-CTLFireability-2024-09 3715436 m, 20157 m/sec, 178335932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 190/239 17/2000 DLCround-PT-13a-CTLFireability-2024-09 3823460 m, 21604 m/sec, 183114293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 195/239 17/2000 DLCround-PT-13a-CTLFireability-2024-09 3928305 m, 20969 m/sec, 187867608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 200/239 17/2000 DLCround-PT-13a-CTLFireability-2024-09 4029707 m, 20280 m/sec, 192475701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 205/239 18/2000 DLCround-PT-13a-CTLFireability-2024-09 4123832 m, 18825 m/sec, 196950636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 210/239 18/2000 DLCround-PT-13a-CTLFireability-2024-09 4224575 m, 20148 m/sec, 201669122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 215/239 19/2000 DLCround-PT-13a-CTLFireability-2024-09 4323125 m, 19710 m/sec, 206234710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 220/239 19/2000 DLCround-PT-13a-CTLFireability-2024-09 4428714 m, 21117 m/sec, 210933828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 225/239 20/2000 DLCround-PT-13a-CTLFireability-2024-09 4534329 m, 21123 m/sec, 215541488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 230/239 20/2000 DLCround-PT-13a-CTLFireability-2024-09 4643014 m, 21737 m/sec, 220312430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 235/239 20/2000 DLCround-PT-13a-CTLFireability-2024-09 4744129 m, 20223 m/sec, 225103608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCround-PT-13a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-13a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 3354 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/3354 1/5 DLCround-PT-13a-CTLFireability-2024-09 96945 m, -929436 m/sec, 4794434 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 5/239 1/2000 DLCround-PT-13a-CTLFireability-2023-12 94943 m, 18988 m/sec, 4693247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/3354 1/5 DLCround-PT-13a-CTLFireability-2024-09 194172 m, 19445 m/sec, 9686779 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 10/223 1/2000 DLCround-PT-13a-CTLFireability-2023-12 190563 m, 19124 m/sec, 9499403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/3354 2/5 DLCround-PT-13a-CTLFireability-2024-09 292129 m, 19591 m/sec, 14450843 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 15/223 2/2000 DLCround-PT-13a-CTLFireability-2023-12 286551 m, 19197 m/sec, 14185767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/3354 2/5 DLCround-PT-13a-CTLFireability-2024-09 390363 m, 19646 m/sec, 19198752 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 20/223 2/2000 DLCround-PT-13a-CTLFireability-2023-12 381254 m, 18940 m/sec, 18789731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/3354 3/5 DLCround-PT-13a-CTLFireability-2024-09 490929 m, 20113 m/sec, 23926485 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 25/223 3/2000 DLCround-PT-13a-CTLFireability-2023-12 479907 m, 19730 m/sec, 23427987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/3354 3/5 DLCround-PT-13a-CTLFireability-2024-09 586440 m, 19102 m/sec, 28650747 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 30/223 3/2000 DLCround-PT-13a-CTLFireability-2023-12 574057 m, 18830 m/sec, 28021617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/3354 3/5 DLCround-PT-13a-CTLFireability-2024-09 684327 m, 19577 m/sec, 33326275 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 35/223 3/2000 DLCround-PT-13a-CTLFireability-2023-12 667746 m, 18737 m/sec, 32542617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/3354 4/5 DLCround-PT-13a-CTLFireability-2024-09 782454 m, 19625 m/sec, 38006433 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 40/223 4/2000 DLCround-PT-13a-CTLFireability-2023-12 763061 m, 19063 m/sec, 37096465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/3354 4/5 DLCround-PT-13a-CTLFireability-2024-09 878060 m, 19121 m/sec, 42747848 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 45/223 4/2000 DLCround-PT-13a-CTLFireability-2023-12 856158 m, 18619 m/sec, 41696927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/3354 5/5 DLCround-PT-13a-CTLFireability-2024-09 974587 m, 19305 m/sec, 47472764 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 50/223 4/2000 DLCround-PT-13a-CTLFireability-2023-12 948564 m, 18481 m/sec, 46299779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/3354 5/5 DLCround-PT-13a-CTLFireability-2024-09 1070395 m, 19161 m/sec, 52228538 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 55/223 5/2000 DLCround-PT-13a-CTLFireability-2023-12 1046720 m, 19631 m/sec, 51033237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/3354 5/5 DLCround-PT-13a-CTLFireability-2024-09 1166385 m, 19198 m/sec, 56817121 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 60/223 5/2000 DLCround-PT-13a-CTLFireability-2023-12 1138338 m, 18323 m/sec, 55481238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 65/223 6/2000 DLCround-PT-13a-CTLFireability-2023-12 1233288 m, 18990 m/sec, 60083596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 70/239 6/2000 DLCround-PT-13a-CTLFireability-2023-12 1332018 m, 19746 m/sec, 64636918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 75/239 6/2000 DLCround-PT-13a-CTLFireability-2023-12 1418989 m, 17394 m/sec, 68802257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 80/239 7/2000 DLCround-PT-13a-CTLFireability-2023-12 1513186 m, 18839 m/sec, 73394563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 85/239 7/2000 DLCround-PT-13a-CTLFireability-2023-12 1614340 m, 20230 m/sec, 78228234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 90/239 8/2000 DLCround-PT-13a-CTLFireability-2023-12 1704856 m, 18103 m/sec, 82622861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 95/239 8/2000 DLCround-PT-13a-CTLFireability-2023-12 1800384 m, 19105 m/sec, 87228874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 100/239 8/2000 DLCround-PT-13a-CTLFireability-2023-12 1891478 m, 18218 m/sec, 91813955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 105/239 9/2000 DLCround-PT-13a-CTLFireability-2023-12 1985582 m, 18820 m/sec, 96407797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 110/239 9/2000 DLCround-PT-13a-CTLFireability-2023-12 2079353 m, 18754 m/sec, 100877196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 115/239 10/2000 DLCround-PT-13a-CTLFireability-2023-12 2175624 m, 19254 m/sec, 105325809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 120/239 10/2000 DLCround-PT-13a-CTLFireability-2023-12 2264997 m, 17874 m/sec, 109762115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 125/239 10/2000 DLCround-PT-13a-CTLFireability-2023-12 2357992 m, 18599 m/sec, 114232569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 130/239 11/2000 DLCround-PT-13a-CTLFireability-2023-12 2454641 m, 19329 m/sec, 119013469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 135/239 11/2000 DLCround-PT-13a-CTLFireability-2023-12 2552387 m, 19549 m/sec, 123658372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 140/239 12/2000 DLCround-PT-13a-CTLFireability-2023-12 2646367 m, 18796 m/sec, 128040229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 145/239 12/2000 DLCround-PT-13a-CTLFireability-2023-12 2743790 m, 19484 m/sec, 132644336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 150/239 12/2000 DLCround-PT-13a-CTLFireability-2023-12 2838649 m, 18971 m/sec, 137061136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 155/239 13/2000 DLCround-PT-13a-CTLFireability-2023-12 2937081 m, 19686 m/sec, 141642560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 160/239 13/2000 DLCround-PT-13a-CTLFireability-2023-12 3030081 m, 18600 m/sec, 146033454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 165/239 14/2000 DLCround-PT-13a-CTLFireability-2023-12 3124898 m, 18963 m/sec, 150425529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 170/239 14/2000 DLCround-PT-13a-CTLFireability-2023-12 3220341 m, 19088 m/sec, 154768730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 175/239 14/2000 DLCround-PT-13a-CTLFireability-2023-12 3315039 m, 18939 m/sec, 159093685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 180/239 15/2000 DLCround-PT-13a-CTLFireability-2023-12 3414229 m, 19838 m/sec, 163667330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 185/239 15/2000 DLCround-PT-13a-CTLFireability-2023-12 3511830 m, 19520 m/sec, 168453863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 190/239 16/2000 DLCround-PT-13a-CTLFireability-2023-12 3607250 m, 19084 m/sec, 173189807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 195/239 16/2000 DLCround-PT-13a-CTLFireability-2023-12 3705115 m, 19573 m/sec, 177905966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 200/239 17/2000 DLCround-PT-13a-CTLFireability-2023-12 3808355 m, 20648 m/sec, 182547759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 205/239 17/2000 DLCround-PT-13a-CTLFireability-2023-12 3910727 m, 20474 m/sec, 187101585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 210/239 17/2000 DLCround-PT-13a-CTLFireability-2023-12 4009124 m, 19679 m/sec, 191568793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 215/239 18/2000 DLCround-PT-13a-CTLFireability-2023-12 4098745 m, 17924 m/sec, 195862487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 220/239 18/2000 DLCround-PT-13a-CTLFireability-2023-12 4195432 m, 19337 m/sec, 200413764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 225/239 19/2000 DLCround-PT-13a-CTLFireability-2023-12 4289414 m, 18796 m/sec, 204766739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 230/239 19/2000 DLCround-PT-13a-CTLFireability-2023-12 4389445 m, 20006 m/sec, 209158051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 235/239 19/2000 DLCround-PT-13a-CTLFireability-2023-12 4490530 m, 20217 m/sec, 213718198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for DLCround-PT-13a-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-13a-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCround-PT-13a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 3114 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/239 1/2000 DLCround-PT-13a-CTLFireability-2024-10 90543 m, 18108 m/sec, 4474791 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 5/3114 1/5 DLCround-PT-13a-CTLFireability-2023-12 93941 m, -879317 m/sec, 4640271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/239 1/2000 DLCround-PT-13a-CTLFireability-2024-10 188168 m, 19525 m/sec, 9366329 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 10/222 1/5 DLCround-PT-13a-CTLFireability-2023-12 190446 m, 19301 m/sec, 9492994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 15/239 2/2000 DLCround-PT-13a-CTLFireability-2024-10 286018 m, 19570 m/sec, 14155430 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 15/222 2/5 DLCround-PT-13a-CTLFireability-2023-12 285669 m, 19044 m/sec, 14141430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 20/239 2/2000 DLCround-PT-13a-CTLFireability-2024-10 383165 m, 19429 m/sec, 18881000 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 20/222 2/5 DLCround-PT-13a-CTLFireability-2023-12 380301 m, 18926 m/sec, 18752137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 25/239 3/2000 DLCround-PT-13a-CTLFireability-2024-10 482867 m, 19940 m/sec, 23557662 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 25/222 3/5 DLCround-PT-13a-CTLFireability-2023-12 477923 m, 19524 m/sec, 23333280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 30/239 3/2000 DLCround-PT-13a-CTLFireability-2024-10 578124 m, 19051 m/sec, 28226856 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 30/222 3/5 DLCround-PT-13a-CTLFireability-2023-12 571823 m, 18780 m/sec, 27905873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 35/239 3/2000 DLCround-PT-13a-CTLFireability-2024-10 674012 m, 19177 m/sec, 32837809 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 35/222 3/5 DLCround-PT-13a-CTLFireability-2023-12 664890 m, 18613 m/sec, 32408804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 40/239 4/2000 DLCround-PT-13a-CTLFireability-2024-10 771360 m, 19469 m/sec, 37501276 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 40/222 4/5 DLCround-PT-13a-CTLFireability-2023-12 760847 m, 19191 m/sec, 36986617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 45/239 4/2000 DLCround-PT-13a-CTLFireability-2024-10 867290 m, 19186 m/sec, 42210304 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 45/222 4/5 DLCround-PT-13a-CTLFireability-2023-12 854632 m, 18757 m/sec, 41615139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 50/239 5/2000 DLCround-PT-13a-CTLFireability-2024-10 959313 m, 18404 m/sec, 46801794 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 50/222 4/5 DLCround-PT-13a-CTLFireability-2023-12 945045 m, 18082 m/sec, 46122789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 55/239 5/2000 DLCround-PT-13a-CTLFireability-2024-10 1054615 m, 19060 m/sec, 51418051 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 55/222 5/5 DLCround-PT-13a-CTLFireability-2023-12 1038852 m, 18761 m/sec, 50620463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 60/239 5/2000 DLCround-PT-13a-CTLFireability-2024-10 1153544 m, 19785 m/sec, 56162896 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 60/222 5/5 DLCround-PT-13a-CTLFireability-2023-12 1134649 m, 19159 m/sec, 55296706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 57 (type EXCL) for DLCround-PT-13a-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 65/239 6/2000 DLCround-PT-13a-CTLFireability-2024-10 1251685 m, 19628 m/sec, 60927285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 70/239 6/2000 DLCround-PT-13a-CTLFireability-2024-10 1344854 m, 18633 m/sec, 65235536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 75/239 7/2000 DLCround-PT-13a-CTLFireability-2024-10 1443548 m, 19738 m/sec, 69939590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 80/239 7/2000 DLCround-PT-13a-CTLFireability-2024-10 1541837 m, 19657 m/sec, 74818707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 85/239 7/2000 DLCround-PT-13a-CTLFireability-2024-10 1642582 m, 20149 m/sec, 79561203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 90/239 8/2000 DLCround-PT-13a-CTLFireability-2024-10 1739716 m, 19426 m/sec, 84155174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 95/239 8/2000 DLCround-PT-13a-CTLFireability-2024-10 1834195 m, 18895 m/sec, 88901428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 100/239 9/2000 DLCround-PT-13a-CTLFireability-2024-10 1927440 m, 18649 m/sec, 93539507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 105/239 9/2000 DLCround-PT-13a-CTLFireability-2024-10 2023266 m, 19165 m/sec, 98176604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 110/239 9/2000 DLCround-PT-13a-CTLFireability-2024-10 2119194 m, 19185 m/sec, 102689710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 115/239 10/2000 DLCround-PT-13a-CTLFireability-2024-10 2214388 m, 19038 m/sec, 107217364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 120/239 10/2000 DLCround-PT-13a-CTLFireability-2024-10 2307149 m, 18552 m/sec, 111714548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 125/239 11/2000 DLCround-PT-13a-CTLFireability-2024-10 2401733 m, 18916 m/sec, 116338944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 130/239 11/2000 DLCround-PT-13a-CTLFireability-2024-10 2499364 m, 19526 m/sec, 121108931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 135/239 11/2000 DLCround-PT-13a-CTLFireability-2024-10 2597944 m, 19716 m/sec, 125671595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 140/239 12/2000 DLCround-PT-13a-CTLFireability-2024-10 2695161 m, 19443 m/sec, 130281257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 145/239 12/2000 DLCround-PT-13a-CTLFireability-2024-10 2791819 m, 19331 m/sec, 134796275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 150/239 13/2000 DLCround-PT-13a-CTLFireability-2024-10 2887447 m, 19125 m/sec, 139293770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 155/239 13/2000 DLCround-PT-13a-CTLFireability-2024-10 2983136 m, 19137 m/sec, 143837272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 160/239 13/2000 DLCround-PT-13a-CTLFireability-2024-10 3080462 m, 19465 m/sec, 148297124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 165/239 14/2000 DLCround-PT-13a-CTLFireability-2024-10 3178214 m, 19550 m/sec, 152720375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 170/239 14/2000 DLCround-PT-13a-CTLFireability-2024-10 3272600 m, 18877 m/sec, 157139485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 175/239 15/2000 DLCround-PT-13a-CTLFireability-2024-10 3369249 m, 19329 m/sec, 161609760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 180/239 15/2000 DLCround-PT-13a-CTLFireability-2024-10 3471114 m, 20373 m/sec, 166346037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 185/239 16/2000 DLCround-PT-13a-CTLFireability-2024-10 3568578 m, 19492 m/sec, 171203873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 190/239 16/2000 DLCround-PT-13a-CTLFireability-2024-10 3667436 m, 19771 m/sec, 175996101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 195/239 16/2000 DLCround-PT-13a-CTLFireability-2024-10 3766940 m, 19900 m/sec, 180679020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 200/239 17/2000 DLCround-PT-13a-CTLFireability-2024-10 3870645 m, 20741 m/sec, 185256401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 205/239 17/2000 DLCround-PT-13a-CTLFireability-2024-10 3969951 m, 19861 m/sec, 189771238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 210/239 18/2000 DLCround-PT-13a-CTLFireability-2024-10 4065575 m, 19124 m/sec, 194214855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 215/239 18/2000 DLCround-PT-13a-CTLFireability-2024-10 4160237 m, 18932 m/sec, 198704133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 220/239 18/2000 DLCround-PT-13a-CTLFireability-2024-10 4255383 m, 19029 m/sec, 203116788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 225/239 19/2000 DLCround-PT-13a-CTLFireability-2024-10 4354608 m, 19845 m/sec, 207557812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 230/239 19/2000 DLCround-PT-13a-CTLFireability-2024-10 4453713 m, 19821 m/sec, 212064001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 235/239 20/2000 DLCround-PT-13a-CTLFireability-2024-10 4556165 m, 20490 m/sec, 216511013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-13a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-13a-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2874 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 5/239 1/2000 DLCround-PT-13a-CTLFireability-2024-07 88816 m, 17763 m/sec, 4845903 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 5/2874 1/5 DLCround-PT-13a-CTLFireability-2024-10 95661 m, -892100 m/sec, 4724521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 10/239 1/2000 DLCround-PT-13a-CTLFireability-2024-07 178411 m, 17919 m/sec, 9753940 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 10/221 1/5 DLCround-PT-13a-CTLFireability-2024-10 193006 m, 19469 m/sec, 9626165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 15/239 2/2000 DLCround-PT-13a-CTLFireability-2024-07 265175 m, 17352 m/sec, 14529054 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 15/221 2/5 DLCround-PT-13a-CTLFireability-2024-10 289232 m, 19245 m/sec, 14309678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 20/239 2/2000 DLCround-PT-13a-CTLFireability-2024-07 354417 m, 17848 m/sec, 19315287 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 20/221 2/5 DLCround-PT-13a-CTLFireability-2024-10 385016 m, 19156 m/sec, 18968731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 25/239 2/2000 DLCround-PT-13a-CTLFireability-2024-07 440022 m, 17121 m/sec, 24018002 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 25/221 3/5 DLCround-PT-13a-CTLFireability-2024-10 483155 m, 19627 m/sec, 23572334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 30/239 3/2000 DLCround-PT-13a-CTLFireability-2024-07 525497 m, 17095 m/sec, 28552514 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 30/221 3/5 DLCround-PT-13a-CTLFireability-2024-10 576772 m, 18723 m/sec, 28157454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 35/239 3/2000 DLCround-PT-13a-CTLFireability-2024-07 611533 m, 17207 m/sec, 33081873 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 35/221 3/5 DLCround-PT-13a-CTLFireability-2024-10 670794 m, 18804 m/sec, 32672202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 40/239 3/2000 DLCround-PT-13a-CTLFireability-2024-07 696463 m, 16986 m/sec, 37630215 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 40/221 4/5 DLCround-PT-13a-CTLFireability-2024-10 766299 m, 19101 m/sec, 37244102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 45/239 4/2000 DLCround-PT-13a-CTLFireability-2024-07 782493 m, 17206 m/sec, 42124709 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 45/221 4/5 DLCround-PT-13a-CTLFireability-2024-10 859835 m, 18707 m/sec, 41865265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 50/239 4/2000 DLCround-PT-13a-CTLFireability-2024-07 868405 m, 17182 m/sec, 46564590 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 50/221 5/5 DLCround-PT-13a-CTLFireability-2024-10 950144 m, 18061 m/sec, 46358579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 55/239 5/2000 DLCround-PT-13a-CTLFireability-2024-07 952125 m, 16744 m/sec, 51006956 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 55/221 5/5 DLCround-PT-13a-CTLFireability-2024-10 1043392 m, 18649 m/sec, 50848251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 60/239 5/2000 DLCround-PT-13a-CTLFireability-2024-07 1041511 m, 17877 m/sec, 55785345 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 60/221 5/5 DLCround-PT-13a-CTLFireability-2024-10 1134640 m, 18249 m/sec, 55277712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for DLCround-PT-13a-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 65/239 5/2000 DLCround-PT-13a-CTLFireability-2024-07 1131020 m, 17901 m/sec, 60390798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 70/239 6/2000 DLCround-PT-13a-CTLFireability-2024-07 1221200 m, 18036 m/sec, 65013306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 75/239 6/2000 DLCround-PT-13a-CTLFireability-2024-07 1311276 m, 18015 m/sec, 69619830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 80/239 6/2000 DLCround-PT-13a-CTLFireability-2024-07 1399977 m, 17740 m/sec, 74255811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 85/239 7/2000 DLCround-PT-13a-CTLFireability-2024-07 1483622 m, 16729 m/sec, 78809427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 90/239 7/2000 DLCround-PT-13a-CTLFireability-2024-07 1572002 m, 17676 m/sec, 83470405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 95/239 8/2000 DLCround-PT-13a-CTLFireability-2024-07 1666286 m, 18856 m/sec, 88300228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 100/239 8/2000 DLCround-PT-13a-CTLFireability-2024-07 1752852 m, 17313 m/sec, 92735955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 105/239 8/2000 DLCround-PT-13a-CTLFireability-2024-07 1847093 m, 18848 m/sec, 97371295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 110/239 9/2000 DLCround-PT-13a-CTLFireability-2024-07 1938550 m, 18291 m/sec, 102074428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 115/239 9/2000 DLCround-PT-13a-CTLFireability-2024-07 2029861 m, 18262 m/sec, 106469682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-13a-CTLFireability-2023-14: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-13a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-00: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-06: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-13a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 121/239 9/2000 DLCround-PT-13a-CTLFireability-2024-07 2112342 m, 16496 m/sec, 110643429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-13a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-13a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700274"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-13a.tgz
mv DLCround-PT-13a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;