About the Execution of LoLA for DLCround-PT-12a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.947 | 464697.00 | 592100.00 | 1699.90 | ????TF??FF??F?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700257.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-12a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700257
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 18:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 173K Apr 13 18:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 13 17:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 13 17:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 871K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-00
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-01
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-02
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-03
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-04
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-05
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-06
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-07
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-08
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-09
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-10
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2024-11
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2023-12
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2023-13
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2023-14
FORMULA_NAME DLCround-PT-12a-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717099519826
FORMULA DLCround-PT-12a-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717099984523
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 DLCround-PT-12a-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 63 (type CNST) for 62 DLCround-PT-12a-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type CNST) for 65 DLCround-PT-12a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type CNST) for DLCround-PT-12a-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/FNDP) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/EQUN) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for DLCround-PT-12a-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type CNST) for DLCround-PT-12a-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for DLCround-PT-12a-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/FNDP) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/EQUN) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 29 DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 47 DLCround-PT-12a-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for DLCround-PT-12a-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 76 (type EXCL) for 22 DLCround-PT-12a-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 22 DLCround-PT-12a-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 56 DLCround-PT-12a-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for DLCround-PT-12a-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 76 (type EXCL) for DLCround-PT-12a-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 DLCround-PT-12a-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for DLCround-PT-12a-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 15 DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for DLCround-PT-12a-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][I] planning for DLCround-PT-12a-CTLCardinality-2023-12 stopped (result already fixed).
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for DLCround-PT-12a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-30 20:05:29] [status_logger] string pointer is null
[[35mlola[0m][I] planning for DLCround-PT-12a-CTLCardinality-2024-09 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-12a-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 29 DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 29 DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for DLCround-PT-12a-CTLCardinality-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 4/326 1/2000 DLCround-PT-12a-CTLCardinality-2024-03 36302 m, 7260 m/sec, 2858118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 9/326 1/2000 DLCround-PT-12a-CTLCardinality-2024-03 92796 m, 11298 m/sec, 7396811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 14/326 1/2000 DLCround-PT-12a-CTLCardinality-2024-03 150814 m, 11603 m/sec, 11901635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 19/326 1/2000 DLCround-PT-12a-CTLCardinality-2024-03 208112 m, 11459 m/sec, 16323628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 24/326 2/2000 DLCround-PT-12a-CTLCardinality-2024-03 264489 m, 11275 m/sec, 20801098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 29/326 2/2000 DLCround-PT-12a-CTLCardinality-2024-03 320255 m, 11153 m/sec, 25281333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 34/326 2/2000 DLCround-PT-12a-CTLCardinality-2024-03 376419 m, 11232 m/sec, 29773562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 39/326 2/2000 DLCround-PT-12a-CTLCardinality-2024-03 430425 m, 10801 m/sec, 34231178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 44/326 3/2000 DLCround-PT-12a-CTLCardinality-2024-03 483384 m, 10591 m/sec, 38651506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 49/326 3/2000 DLCround-PT-12a-CTLCardinality-2024-03 540396 m, 11402 m/sec, 43146422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 54/326 3/2000 DLCround-PT-12a-CTLCardinality-2024-03 593828 m, 10686 m/sec, 47573856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 59/326 3/2000 DLCround-PT-12a-CTLCardinality-2024-03 647802 m, 10794 m/sec, 51938855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 64/326 3/2000 DLCround-PT-12a-CTLCardinality-2024-03 709051 m, 12249 m/sec, 56276137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 69/326 4/2000 DLCround-PT-12a-CTLCardinality-2024-03 767650 m, 11719 m/sec, 60658673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 74/326 4/2000 DLCround-PT-12a-CTLCardinality-2024-03 825452 m, 11560 m/sec, 64985168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 79/326 4/2000 DLCround-PT-12a-CTLCardinality-2024-03 882667 m, 11443 m/sec, 69349295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 84/326 4/2000 DLCround-PT-12a-CTLCardinality-2024-03 937891 m, 11044 m/sec, 73649364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 89/326 5/2000 DLCround-PT-12a-CTLCardinality-2024-03 998088 m, 12039 m/sec, 78081293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 94/326 5/2000 DLCround-PT-12a-CTLCardinality-2024-03 1055773 m, 11537 m/sec, 82382784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 99/326 5/2000 DLCround-PT-12a-CTLCardinality-2024-03 1116228 m, 12091 m/sec, 86638358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 104/326 5/2000 DLCround-PT-12a-CTLCardinality-2024-03 1176671 m, 12088 m/sec, 90955648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 109/326 6/2000 DLCround-PT-12a-CTLCardinality-2024-03 1232253 m, 11116 m/sec, 95266159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 114/326 6/2000 DLCround-PT-12a-CTLCardinality-2024-03 1289457 m, 11440 m/sec, 99552647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 119/326 6/2000 DLCround-PT-12a-CTLCardinality-2024-03 1344291 m, 10966 m/sec, 103866660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 124/326 6/2000 DLCround-PT-12a-CTLCardinality-2024-03 1402098 m, 11561 m/sec, 108163927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 129/326 7/2000 DLCround-PT-12a-CTLCardinality-2024-03 1462454 m, 12071 m/sec, 112439274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 134/326 7/2000 DLCround-PT-12a-CTLCardinality-2024-03 1523220 m, 12153 m/sec, 116701329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 139/326 7/2000 DLCround-PT-12a-CTLCardinality-2024-03 1580582 m, 11472 m/sec, 120964144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 144/326 7/2000 DLCround-PT-12a-CTLCardinality-2024-03 1636456 m, 11174 m/sec, 125236357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 149/326 8/2000 DLCround-PT-12a-CTLCardinality-2024-03 1698249 m, 12358 m/sec, 130071297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 154/326 8/2000 DLCround-PT-12a-CTLCardinality-2024-03 1757021 m, 11754 m/sec, 134510560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 159/326 8/2000 DLCround-PT-12a-CTLCardinality-2024-03 1814216 m, 11439 m/sec, 138809403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 164/326 8/2000 DLCround-PT-12a-CTLCardinality-2024-03 1871941 m, 11545 m/sec, 143078767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 169/326 9/2000 DLCround-PT-12a-CTLCardinality-2024-03 1928272 m, 11266 m/sec, 147143529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 174/326 9/2000 DLCround-PT-12a-CTLCardinality-2024-03 1986626 m, 11670 m/sec, 151354754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 179/326 9/2000 DLCround-PT-12a-CTLCardinality-2024-03 2047591 m, 12193 m/sec, 155801761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 184/326 9/2000 DLCround-PT-12a-CTLCardinality-2024-03 2108537 m, 12189 m/sec, 160536365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 189/326 10/2000 DLCround-PT-12a-CTLCardinality-2024-03 2167205 m, 11733 m/sec, 165111428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 194/326 10/2000 DLCround-PT-12a-CTLCardinality-2024-03 2226214 m, 11801 m/sec, 169287713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 199/326 10/2000 DLCround-PT-12a-CTLCardinality-2024-03 2283880 m, 11533 m/sec, 173587080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 204/326 10/2000 DLCround-PT-12a-CTLCardinality-2024-03 2342939 m, 11811 m/sec, 177808069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 209/326 11/2000 DLCround-PT-12a-CTLCardinality-2024-03 2398216 m, 11055 m/sec, 182022215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 214/326 11/2000 DLCround-PT-12a-CTLCardinality-2024-03 2453585 m, 11073 m/sec, 186353628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 219/326 11/2000 DLCround-PT-12a-CTLCardinality-2024-03 2508150 m, 10913 m/sec, 190533037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 224/326 11/2000 DLCround-PT-12a-CTLCardinality-2024-03 2569236 m, 12217 m/sec, 194670926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 229/326 12/2000 DLCround-PT-12a-CTLCardinality-2024-03 2627316 m, 11616 m/sec, 198894876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 234/326 12/2000 DLCround-PT-12a-CTLCardinality-2024-03 2684325 m, 11401 m/sec, 203091373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 239/326 12/2000 DLCround-PT-12a-CTLCardinality-2024-03 2744199 m, 11974 m/sec, 207235938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 244/326 12/2000 DLCround-PT-12a-CTLCardinality-2024-03 2806275 m, 12415 m/sec, 211412356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 249/326 13/2000 DLCround-PT-12a-CTLCardinality-2024-03 2867497 m, 12244 m/sec, 215604031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 254/326 13/2000 DLCround-PT-12a-CTLCardinality-2024-03 2924845 m, 11469 m/sec, 219776338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 259/326 13/2000 DLCround-PT-12a-CTLCardinality-2024-03 2983302 m, 11691 m/sec, 223968827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 264/326 13/2000 DLCround-PT-12a-CTLCardinality-2024-03 3044179 m, 12175 m/sec, 228157948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 269/326 14/2000 DLCround-PT-12a-CTLCardinality-2024-03 3101086 m, 11381 m/sec, 232344923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 274/326 14/2000 DLCround-PT-12a-CTLCardinality-2024-03 3159859 m, 11754 m/sec, 236548302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 279/326 14/2000 DLCround-PT-12a-CTLCardinality-2024-03 3220119 m, 12052 m/sec, 240905424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 284/326 14/2000 DLCround-PT-12a-CTLCardinality-2024-03 3280345 m, 12045 m/sec, 245420203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 289/326 15/2000 DLCround-PT-12a-CTLCardinality-2024-03 3340028 m, 11936 m/sec, 250035337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 294/326 15/2000 DLCround-PT-12a-CTLCardinality-2024-03 3398645 m, 11723 m/sec, 254584553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 299/326 15/2000 DLCround-PT-12a-CTLCardinality-2024-03 3457250 m, 11721 m/sec, 258838741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 304/326 15/2000 DLCround-PT-12a-CTLCardinality-2024-03 3516659 m, 11881 m/sec, 263318734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 309/326 16/2000 DLCround-PT-12a-CTLCardinality-2024-03 3575963 m, 11860 m/sec, 267980971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 314/326 16/2000 DLCround-PT-12a-CTLCardinality-2024-03 3634761 m, 11759 m/sec, 272294699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 319/326 16/2000 DLCround-PT-12a-CTLCardinality-2024-03 3692880 m, 11623 m/sec, 276433870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 324/326 16/2000 DLCround-PT-12a-CTLCardinality-2024-03 3753208 m, 12065 m/sec, 280486302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for DLCround-PT-12a-CTLCardinality-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCround-PT-12a-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-12a-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 3261 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCround-PT-12a-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/326 1/5 DLCround-PT-12a-CTLCardinality-2024-03 52708 m, -740100 m/sec, 4153186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/326 1/5 DLCround-PT-12a-CTLCardinality-2024-03 105566 m, 10571 m/sec, 8429329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/326 1/5 DLCround-PT-12a-CTLCardinality-2024-03 161152 m, 11117 m/sec, 12682183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/326 1/5 DLCround-PT-12a-CTLCardinality-2024-03 215188 m, 10807 m/sec, 16875630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/326 2/5 DLCround-PT-12a-CTLCardinality-2024-03 267834 m, 10529 m/sec, 21075271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/326 2/5 DLCround-PT-12a-CTLCardinality-2024-03 320737 m, 10580 m/sec, 25318783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/326 2/5 DLCround-PT-12a-CTLCardinality-2024-03 373487 m, 10550 m/sec, 29542601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/326 2/5 DLCround-PT-12a-CTLCardinality-2024-03 425043 m, 10311 m/sec, 33776307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/326 2/5 DLCround-PT-12a-CTLCardinality-2024-03 474893 m, 9970 m/sec, 37950971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/326 3/5 DLCround-PT-12a-CTLCardinality-2024-03 529088 m, 10839 m/sec, 42166408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/326 3/5 DLCround-PT-12a-CTLCardinality-2024-03 578654 m, 9913 m/sec, 46374258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/326 3/5 DLCround-PT-12a-CTLCardinality-2024-03 630235 m, 10316 m/sec, 50483922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/326 3/5 DLCround-PT-12a-CTLCardinality-2024-03 685634 m, 11079 m/sec, 54566141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/326 4/5 DLCround-PT-12a-CTLCardinality-2024-03 740428 m, 10958 m/sec, 58689740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/326 4/5 DLCround-PT-12a-CTLCardinality-2024-03 794710 m, 10856 m/sec, 62781170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/326 4/5 DLCround-PT-12a-CTLCardinality-2024-03 850229 m, 11103 m/sec, 66906304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/326 4/5 DLCround-PT-12a-CTLCardinality-2024-03 903427 m, 10639 m/sec, 71014286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/326 5/5 DLCround-PT-12a-CTLCardinality-2024-03 955370 m, 10388 m/sec, 75093172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/326 5/5 DLCround-PT-12a-CTLCardinality-2024-03 1014760 m, 11878 m/sec, 79273620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/326 5/5 DLCround-PT-12a-CTLCardinality-2024-03 1068143 m, 10676 m/sec, 83320148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/326 5/5 DLCround-PT-12a-CTLCardinality-2024-03 1126293 m, 11630 m/sec, 87324574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/326 5/5 DLCround-PT-12a-CTLCardinality-2024-03 1184882 m, 11717 m/sec, 91621577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for DLCround-PT-12a-CTLCardinality-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-12a-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 349 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-08: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2024-09: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-12a-CTLCardinality-2023-12: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-12a-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-07: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-12a-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 5/349 1/2000 DLCround-PT-12a-CTLCardinality-2024-11 18242 m, 3648 m/sec, 1409971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 401 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-12a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700257"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12a.tgz
mv DLCround-PT-12a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;