About the Execution of LoLA for DLCround-PT-11b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
13284.168 | 3600000.00 | 1120780.00 | 10920.40 | F??F??T??????FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700252.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-11b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700252
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.2M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 12:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 155K Apr 13 12:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Apr 13 12:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 12:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11b-LTLFireability-00
FORMULA_NAME DLCround-PT-11b-LTLFireability-01
FORMULA_NAME DLCround-PT-11b-LTLFireability-02
FORMULA_NAME DLCround-PT-11b-LTLFireability-03
FORMULA_NAME DLCround-PT-11b-LTLFireability-04
FORMULA_NAME DLCround-PT-11b-LTLFireability-05
FORMULA_NAME DLCround-PT-11b-LTLFireability-06
FORMULA_NAME DLCround-PT-11b-LTLFireability-07
FORMULA_NAME DLCround-PT-11b-LTLFireability-08
FORMULA_NAME DLCround-PT-11b-LTLFireability-09
FORMULA_NAME DLCround-PT-11b-LTLFireability-10
FORMULA_NAME DLCround-PT-11b-LTLFireability-11
FORMULA_NAME DLCround-PT-11b-LTLFireability-12
FORMULA_NAME DLCround-PT-11b-LTLFireability-13
FORMULA_NAME DLCround-PT-11b-LTLFireability-14
FORMULA_NAME DLCround-PT-11b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717095343160
FORMULA DLCround-PT-11b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type CNST) for 53 DLCround-PT-11b-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type CNST) for DLCround-PT-11b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 18:56:46] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-11b-LTLFireability-06
[[35mlola[0m][I] time limit : 207 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for DLCround-PT-11b-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DLCround-PT-11b-LTLFireability-03
[[35mlola[0m][I] time limit : 220 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for DLCround-PT-11b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 74
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-11b-LTLFireability-00
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCround-PT-11b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 252
[[35mlola[0m][I] fired transitions : 270
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-11b-LTLFireability-14
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCround-PT-11b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 47 DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] time limit : 271 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 47 DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 47 DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for DLCround-PT-11b-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for DLCround-PT-11b-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for DLCround-PT-11b-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-11b-LTLFireability-07
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for DLCround-PT-11b-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-11b-LTLFireability-11
[[35mlola[0m][I] time limit : 320 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 0/320 1/2000 DLCround-PT-11b-LTLFireability-11 77 m, 15 m/sec, 76 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/320 4/2000 DLCround-PT-11b-LTLFireability-11 191988 m, 38382 m/sec, 216513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/320 9/2000 DLCround-PT-11b-LTLFireability-11 391435 m, 39889 m/sec, 437251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 15/320 12/2000 DLCround-PT-11b-LTLFireability-11 590631 m, 39839 m/sec, 656329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 20/320 16/2000 DLCround-PT-11b-LTLFireability-11 788074 m, 39488 m/sec, 873756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 25/320 20/2000 DLCround-PT-11b-LTLFireability-11 982602 m, 38905 m/sec, 1086740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 30/320 23/2000 DLCround-PT-11b-LTLFireability-11 1181064 m, 39692 m/sec, 1301955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 35/320 26/2000 DLCround-PT-11b-LTLFireability-11 1376959 m, 39179 m/sec, 1515704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 40/320 29/2000 DLCround-PT-11b-LTLFireability-11 1573478 m, 39303 m/sec, 1728423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 45/320 31/2000 DLCround-PT-11b-LTLFireability-11 1767570 m, 38818 m/sec, 1943852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 50/320 34/2000 DLCround-PT-11b-LTLFireability-11 1961757 m, 38837 m/sec, 2157411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 55/320 37/2000 DLCround-PT-11b-LTLFireability-11 2157408 m, 39130 m/sec, 2372404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 60/320 39/2000 DLCround-PT-11b-LTLFireability-11 2353136 m, 39145 m/sec, 2586290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 65/320 42/2000 DLCround-PT-11b-LTLFireability-11 2546822 m, 38737 m/sec, 2799666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 70/320 45/2000 DLCround-PT-11b-LTLFireability-11 2739709 m, 38577 m/sec, 3010951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 75/320 47/2000 DLCround-PT-11b-LTLFireability-11 2933234 m, 38705 m/sec, 3222303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 80/320 49/2000 DLCround-PT-11b-LTLFireability-11 3125254 m, 38404 m/sec, 3434036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 85/320 51/2000 DLCround-PT-11b-LTLFireability-11 3318511 m, 38651 m/sec, 3644626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 90/320 54/2000 DLCround-PT-11b-LTLFireability-11 3512575 m, 38812 m/sec, 3853416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 95/320 56/2000 DLCround-PT-11b-LTLFireability-11 3705568 m, 38598 m/sec, 4063247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 100/320 58/2000 DLCround-PT-11b-LTLFireability-11 3899324 m, 38751 m/sec, 4274282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 105/320 61/2000 DLCround-PT-11b-LTLFireability-11 4093694 m, 38874 m/sec, 4483754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 110/320 64/2000 DLCround-PT-11b-LTLFireability-11 4287759 m, 38813 m/sec, 4694655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 115/320 66/2000 DLCround-PT-11b-LTLFireability-11 4482382 m, 38924 m/sec, 4908232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 120/320 68/2000 DLCround-PT-11b-LTLFireability-11 4678592 m, 39242 m/sec, 5119606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 125/320 70/2000 DLCround-PT-11b-LTLFireability-11 4872355 m, 38752 m/sec, 5332141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 130/320 72/2000 DLCround-PT-11b-LTLFireability-11 5066015 m, 38732 m/sec, 5545188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 135/320 74/2000 DLCround-PT-11b-LTLFireability-11 5261814 m, 39159 m/sec, 5756119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 140/320 78/2000 DLCround-PT-11b-LTLFireability-11 5458924 m, 39422 m/sec, 5972326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 145/320 80/2000 DLCround-PT-11b-LTLFireability-11 5653257 m, 38866 m/sec, 6183227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 150/320 82/2000 DLCround-PT-11b-LTLFireability-11 5847048 m, 38758 m/sec, 6398355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 155/320 85/2000 DLCround-PT-11b-LTLFireability-11 6041450 m, 38880 m/sec, 6611698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 160/320 87/2000 DLCround-PT-11b-LTLFireability-11 6236128 m, 38935 m/sec, 6821939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 165/320 89/2000 DLCround-PT-11b-LTLFireability-11 6431664 m, 39107 m/sec, 7033741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 170/320 92/2000 DLCround-PT-11b-LTLFireability-11 6627768 m, 39220 m/sec, 7245904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 175/320 95/2000 DLCround-PT-11b-LTLFireability-11 6823135 m, 39073 m/sec, 7458417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 180/320 97/2000 DLCround-PT-11b-LTLFireability-11 7016822 m, 38737 m/sec, 7670033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 185/320 99/2000 DLCround-PT-11b-LTLFireability-11 7210558 m, 38747 m/sec, 7880219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 190/320 102/2000 DLCround-PT-11b-LTLFireability-11 7403494 m, 38587 m/sec, 8091791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 195/320 104/2000 DLCround-PT-11b-LTLFireability-11 7597533 m, 38807 m/sec, 8302343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 200/320 106/2000 DLCround-PT-11b-LTLFireability-11 7791346 m, 38762 m/sec, 8513477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 205/320 108/2000 DLCround-PT-11b-LTLFireability-11 7986465 m, 39023 m/sec, 8724449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 210/320 110/2000 DLCround-PT-11b-LTLFireability-11 8181812 m, 39069 m/sec, 8937494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 215/320 114/2000 DLCround-PT-11b-LTLFireability-11 8381760 m, 39989 m/sec, 9154982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 220/320 118/2000 DLCround-PT-11b-LTLFireability-11 8580797 m, 39807 m/sec, 9371969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 225/320 121/2000 DLCround-PT-11b-LTLFireability-11 8780047 m, 39850 m/sec, 9586263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 230/320 124/2000 DLCround-PT-11b-LTLFireability-11 8976216 m, 39233 m/sec, 9800464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 235/320 127/2000 DLCround-PT-11b-LTLFireability-11 9172209 m, 39198 m/sec, 10013932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 240/320 130/2000 DLCround-PT-11b-LTLFireability-11 9369740 m, 39506 m/sec, 10229298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 245/320 134/2000 DLCround-PT-11b-LTLFireability-11 9570913 m, 40234 m/sec, 10445378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 250/320 138/2000 DLCround-PT-11b-LTLFireability-11 9769243 m, 39666 m/sec, 10661972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 255/320 142/2000 DLCround-PT-11b-LTLFireability-11 9967862 m, 39723 m/sec, 10878231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 260/320 146/2000 DLCround-PT-11b-LTLFireability-11 10165843 m, 39596 m/sec, 11094035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 265/320 150/2000 DLCround-PT-11b-LTLFireability-11 10365864 m, 40004 m/sec, 11309028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 270/320 154/2000 DLCround-PT-11b-LTLFireability-11 10562116 m, 39250 m/sec, 11525556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 275/320 158/2000 DLCround-PT-11b-LTLFireability-11 10761271 m, 39831 m/sec, 11740587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 280/320 162/2000 DLCround-PT-11b-LTLFireability-11 10960364 m, 39818 m/sec, 11955476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 285/320 166/2000 DLCround-PT-11b-LTLFireability-11 11158141 m, 39555 m/sec, 12171384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 290/320 170/2000 DLCround-PT-11b-LTLFireability-11 11354470 m, 39265 m/sec, 12388118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 295/320 173/2000 DLCround-PT-11b-LTLFireability-11 11551221 m, 39350 m/sec, 12601846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 300/320 176/2000 DLCround-PT-11b-LTLFireability-11 11747172 m, 39190 m/sec, 12813973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 305/320 179/2000 DLCround-PT-11b-LTLFireability-11 11943227 m, 39211 m/sec, 13026656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 310/320 183/2000 DLCround-PT-11b-LTLFireability-11 12138320 m, 39018 m/sec, 13241766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 315/320 187/2000 DLCround-PT-11b-LTLFireability-11 12335325 m, 39401 m/sec, 13458415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 320/320 191/2000 DLCround-PT-11b-LTLFireability-11 12535879 m, 40110 m/sec, 13674417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for DLCround-PT-11b-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-11b-LTLFireability-12
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-11b-LTLFireability-11
[[35mlola[0m][I] time limit : 3195 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for DLCround-PT-11b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1288
[[35mlola[0m][I] fired transitions : 1288
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/319 5/5 DLCround-PT-11b-LTLFireability-11 196909 m, -2467794 m/sec, 222040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for DLCround-PT-11b-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 34 DLCround-PT-11b-LTLFireability-10
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DLCround-PT-11b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-11b-LTLFireability-09
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DLCround-PT-11b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1289
[[35mlola[0m][I] fired transitions : 1289
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-11b-LTLFireability-08
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCround-PT-11b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1357
[[35mlola[0m][I] fired transitions : 1357
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-11b-LTLFireability-05
[[35mlola[0m][I] time limit : 637 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/637 3/2000 DLCround-PT-11b-LTLFireability-05 194858 m, 38971 m/sec, 219359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/637 6/2000 DLCround-PT-11b-LTLFireability-05 393809 m, 39790 m/sec, 444072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/637 8/2000 DLCround-PT-11b-LTLFireability-05 591164 m, 39471 m/sec, 666979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/637 11/2000 DLCround-PT-11b-LTLFireability-05 793617 m, 40490 m/sec, 886050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/637 14/2000 DLCround-PT-11b-LTLFireability-05 994135 m, 40103 m/sec, 1104442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/637 16/2000 DLCround-PT-11b-LTLFireability-05 1190523 m, 39277 m/sec, 1323651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/637 19/2000 DLCround-PT-11b-LTLFireability-05 1389175 m, 39730 m/sec, 1542110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/637 22/2000 DLCround-PT-11b-LTLFireability-05 1587480 m, 39661 m/sec, 1760742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/637 24/2000 DLCround-PT-11b-LTLFireability-05 1785595 m, 39623 m/sec, 1977513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/637 26/2000 DLCround-PT-11b-LTLFireability-05 1983348 m, 39550 m/sec, 2193257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/637 29/2000 DLCround-PT-11b-LTLFireability-05 2181938 m, 39718 m/sec, 2408878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/637 31/2000 DLCround-PT-11b-LTLFireability-05 2380990 m, 39810 m/sec, 2624669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/637 33/2000 DLCround-PT-11b-LTLFireability-05 2578462 m, 39494 m/sec, 2840857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/637 35/2000 DLCround-PT-11b-LTLFireability-05 2776912 m, 39690 m/sec, 3055927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/637 37/2000 DLCround-PT-11b-LTLFireability-05 2975468 m, 39711 m/sec, 3271138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/637 39/2000 DLCround-PT-11b-LTLFireability-05 3172871 m, 39480 m/sec, 3485637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/637 41/2000 DLCround-PT-11b-LTLFireability-05 3368130 m, 39051 m/sec, 3702633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/637 43/2000 DLCround-PT-11b-LTLFireability-05 3563589 m, 39091 m/sec, 3918892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/637 45/2000 DLCround-PT-11b-LTLFireability-05 3760009 m, 39284 m/sec, 4133925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/637 47/2000 DLCround-PT-11b-LTLFireability-05 3955519 m, 39102 m/sec, 4349194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/637 49/2000 DLCround-PT-11b-LTLFireability-05 4153211 m, 39538 m/sec, 4566240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/637 51/2000 DLCround-PT-11b-LTLFireability-05 4349960 m, 39349 m/sec, 4783047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/637 53/2000 DLCround-PT-11b-LTLFireability-05 4548807 m, 39769 m/sec, 4997741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/637 55/2000 DLCround-PT-11b-LTLFireability-05 4744907 m, 39220 m/sec, 5214851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/637 57/2000 DLCround-PT-11b-LTLFireability-05 4938858 m, 38790 m/sec, 5432929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/637 59/2000 DLCround-PT-11b-LTLFireability-05 5136330 m, 39494 m/sec, 5647592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/637 61/2000 DLCround-PT-11b-LTLFireability-05 5334023 m, 39538 m/sec, 5864216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/637 63/2000 DLCround-PT-11b-LTLFireability-05 5531079 m, 39411 m/sec, 6078062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/637 65/2000 DLCround-PT-11b-LTLFireability-05 5727900 m, 39364 m/sec, 6293086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/637 66/2000 DLCround-PT-11b-LTLFireability-05 5916540 m, 37728 m/sec, 6499460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/637 68/2000 DLCround-PT-11b-LTLFireability-05 6113326 m, 39357 m/sec, 6713515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/637 70/2000 DLCround-PT-11b-LTLFireability-05 6307544 m, 38843 m/sec, 6930540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/637 72/2000 DLCround-PT-11b-LTLFireability-05 6504065 m, 39304 m/sec, 7145473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/637 74/2000 DLCround-PT-11b-LTLFireability-05 6701970 m, 39581 m/sec, 7358675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/637 75/2000 DLCround-PT-11b-LTLFireability-05 6899538 m, 39513 m/sec, 7572097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/637 77/2000 DLCround-PT-11b-LTLFireability-05 7097096 m, 39511 m/sec, 7785056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/637 79/2000 DLCround-PT-11b-LTLFireability-05 7293316 m, 39244 m/sec, 7999012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/637 80/2000 DLCround-PT-11b-LTLFireability-05 7490276 m, 39392 m/sec, 8213594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/637 82/2000 DLCround-PT-11b-LTLFireability-05 7688042 m, 39553 m/sec, 8428263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/637 84/2000 DLCround-PT-11b-LTLFireability-05 7884856 m, 39362 m/sec, 8641982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/637 86/2000 DLCround-PT-11b-LTLFireability-05 8083585 m, 39745 m/sec, 8856265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/637 89/2000 DLCround-PT-11b-LTLFireability-05 8282910 m, 39865 m/sec, 9070133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/637 91/2000 DLCround-PT-11b-LTLFireability-05 8480104 m, 39438 m/sec, 9286767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/637 92/2000 DLCround-PT-11b-LTLFireability-05 8676758 m, 39330 m/sec, 9499694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/637 94/2000 DLCround-PT-11b-LTLFireability-05 8871958 m, 39040 m/sec, 9714705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/637 96/2000 DLCround-PT-11b-LTLFireability-05 9069147 m, 39437 m/sec, 9928288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/637 97/2000 DLCround-PT-11b-LTLFireability-05 9265765 m, 39323 m/sec, 10140901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/637 99/2000 DLCround-PT-11b-LTLFireability-05 9462993 m, 39445 m/sec, 10353125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/637 101/2000 DLCround-PT-11b-LTLFireability-05 9656921 m, 38785 m/sec, 10567929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/637 103/2000 DLCround-PT-11b-LTLFireability-05 9851524 m, 38920 m/sec, 10783893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/637 104/2000 DLCround-PT-11b-LTLFireability-05 10046780 m, 39051 m/sec, 10998773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/637 106/2000 DLCround-PT-11b-LTLFireability-05 10244122 m, 39468 m/sec, 11210506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/637 108/2000 DLCround-PT-11b-LTLFireability-05 10441315 m, 39438 m/sec, 11423915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/637 110/2000 DLCround-PT-11b-LTLFireability-05 10638333 m, 39403 m/sec, 11639483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/637 112/2000 DLCround-PT-11b-LTLFireability-05 10836253 m, 39584 m/sec, 11856754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/637 114/2000 DLCround-PT-11b-LTLFireability-05 11034057 m, 39560 m/sec, 12070845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/637 116/2000 DLCround-PT-11b-LTLFireability-05 11229715 m, 39131 m/sec, 12282403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/637 118/2000 DLCround-PT-11b-LTLFireability-05 11422714 m, 38599 m/sec, 12497940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/637 120/2000 DLCround-PT-11b-LTLFireability-05 11618614 m, 39180 m/sec, 12714179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 300/637 121/2000 DLCround-PT-11b-LTLFireability-05 11815354 m, 39348 m/sec, 12928477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 305/637 123/2000 DLCround-PT-11b-LTLFireability-05 12009562 m, 38841 m/sec, 13144642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 310/637 125/2000 DLCround-PT-11b-LTLFireability-05 12206484 m, 39384 m/sec, 13357070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 315/637 126/2000 DLCround-PT-11b-LTLFireability-05 12402880 m, 39279 m/sec, 13569629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 320/637 128/2000 DLCround-PT-11b-LTLFireability-05 12600510 m, 39526 m/sec, 13782240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 325/637 130/2000 DLCround-PT-11b-LTLFireability-05 12797632 m, 39424 m/sec, 13996826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 330/637 132/2000 DLCround-PT-11b-LTLFireability-05 12994710 m, 39415 m/sec, 14209579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 335/637 134/2000 DLCround-PT-11b-LTLFireability-05 13191895 m, 39437 m/sec, 14423577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 340/637 137/2000 DLCround-PT-11b-LTLFireability-05 13390168 m, 39654 m/sec, 14637238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 345/637 139/2000 DLCround-PT-11b-LTLFireability-05 13586371 m, 39240 m/sec, 14850475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 350/637 141/2000 DLCround-PT-11b-LTLFireability-05 13780417 m, 38809 m/sec, 15063370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 355/637 142/2000 DLCround-PT-11b-LTLFireability-05 13974305 m, 38777 m/sec, 15276279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 360/637 144/2000 DLCround-PT-11b-LTLFireability-05 14169227 m, 38984 m/sec, 15487425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 365/637 146/2000 DLCround-PT-11b-LTLFireability-05 14364268 m, 39008 m/sec, 15699289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 370/637 147/2000 DLCround-PT-11b-LTLFireability-05 14558752 m, 38896 m/sec, 15913105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 375/637 149/2000 DLCround-PT-11b-LTLFireability-05 14753521 m, 38953 m/sec, 16125408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 380/637 151/2000 DLCround-PT-11b-LTLFireability-05 14948810 m, 39057 m/sec, 16338378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 385/637 152/2000 DLCround-PT-11b-LTLFireability-05 15144862 m, 39210 m/sec, 16550203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 390/637 154/2000 DLCround-PT-11b-LTLFireability-05 15340284 m, 39084 m/sec, 16764334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 395/637 156/2000 DLCround-PT-11b-LTLFireability-05 15536436 m, 39230 m/sec, 16975939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 400/637 158/2000 DLCround-PT-11b-LTLFireability-05 15731851 m, 39083 m/sec, 17189868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 405/637 159/2000 DLCround-PT-11b-LTLFireability-05 15928720 m, 39373 m/sec, 17401138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 410/637 161/2000 DLCround-PT-11b-LTLFireability-05 16123901 m, 39036 m/sec, 17612077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 415/637 163/2000 DLCround-PT-11b-LTLFireability-05 16319188 m, 39057 m/sec, 17827643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 420/637 167/2000 DLCround-PT-11b-LTLFireability-05 16517359 m, 39634 m/sec, 18043440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 425/637 171/2000 DLCround-PT-11b-LTLFireability-05 16715061 m, 39540 m/sec, 18258989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 430/637 174/2000 DLCround-PT-11b-LTLFireability-05 16912949 m, 39577 m/sec, 18471500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 435/637 177/2000 DLCround-PT-11b-LTLFireability-05 17107991 m, 39008 m/sec, 18684478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 440/637 180/2000 DLCround-PT-11b-LTLFireability-05 17302412 m, 38884 m/sec, 18896200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 445/637 183/2000 DLCround-PT-11b-LTLFireability-05 17497756 m, 39068 m/sec, 19109163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 450/637 187/2000 DLCround-PT-11b-LTLFireability-05 17696909 m, 39830 m/sec, 19323153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 455/637 191/2000 DLCround-PT-11b-LTLFireability-05 17895122 m, 39642 m/sec, 19539758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 460/637 195/2000 DLCround-PT-11b-LTLFireability-05 18093821 m, 39739 m/sec, 19755880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 465/637 199/2000 DLCround-PT-11b-LTLFireability-05 18292284 m, 39692 m/sec, 19972201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 470/637 203/2000 DLCround-PT-11b-LTLFireability-05 18492399 m, 40023 m/sec, 20187467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 475/637 207/2000 DLCround-PT-11b-LTLFireability-05 18689166 m, 39353 m/sec, 20404401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 480/637 211/2000 DLCround-PT-11b-LTLFireability-05 18888282 m, 39823 m/sec, 20619367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 485/637 215/2000 DLCround-PT-11b-LTLFireability-05 19087239 m, 39791 m/sec, 20834102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 490/637 219/2000 DLCround-PT-11b-LTLFireability-05 19285731 m, 39698 m/sec, 21050785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 495/637 223/2000 DLCround-PT-11b-LTLFireability-05 19481698 m, 39193 m/sec, 21267181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 500/637 226/2000 DLCround-PT-11b-LTLFireability-05 19678258 m, 39312 m/sec, 21480646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 505/637 229/2000 DLCround-PT-11b-LTLFireability-05 19874365 m, 39221 m/sec, 21692942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 510/637 232/2000 DLCround-PT-11b-LTLFireability-05 20070878 m, 39302 m/sec, 21906246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 515/637 236/2000 DLCround-PT-11b-LTLFireability-05 20266272 m, 39078 m/sec, 22121559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 520/637 239/2000 DLCround-PT-11b-LTLFireability-05 20463402 m, 39426 m/sec, 22338342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 525/637 243/2000 DLCround-PT-11b-LTLFireability-05 20664373 m, 40194 m/sec, 22554774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 530/637 247/2000 DLCround-PT-11b-LTLFireability-05 20861309 m, 39387 m/sec, 22771796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 535/637 250/2000 DLCround-PT-11b-LTLFireability-05 21059204 m, 39579 m/sec, 22987045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 540/637 254/2000 DLCround-PT-11b-LTLFireability-05 21258528 m, 39864 m/sec, 23202224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 545/637 258/2000 DLCround-PT-11b-LTLFireability-05 21458434 m, 39981 m/sec, 23419349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 550/637 262/2000 DLCround-PT-11b-LTLFireability-05 21657370 m, 39787 m/sec, 23636258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 555/637 266/2000 DLCround-PT-11b-LTLFireability-05 21856600 m, 39846 m/sec, 23852581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 560/637 270/2000 DLCround-PT-11b-LTLFireability-05 22056246 m, 39929 m/sec, 24067551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 565/637 274/2000 DLCround-PT-11b-LTLFireability-05 22253896 m, 39530 m/sec, 24283583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 570/637 278/2000 DLCround-PT-11b-LTLFireability-05 22449489 m, 39118 m/sec, 24499992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 575/637 281/2000 DLCround-PT-11b-LTLFireability-05 22646237 m, 39349 m/sec, 24712632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 580/637 284/2000 DLCround-PT-11b-LTLFireability-05 22844635 m, 39679 m/sec, 24927784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 585/637 288/2000 DLCround-PT-11b-LTLFireability-05 23044015 m, 39876 m/sec, 25144848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 590/637 292/2000 DLCround-PT-11b-LTLFireability-05 23241203 m, 39437 m/sec, 25363167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 595/637 295/2000 DLCround-PT-11b-LTLFireability-05 23437725 m, 39304 m/sec, 25577271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 600/637 299/2000 DLCround-PT-11b-LTLFireability-05 23633909 m, 39236 m/sec, 25791466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 605/637 302/2000 DLCround-PT-11b-LTLFireability-05 23829735 m, 39165 m/sec, 26005215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 610/637 305/2000 DLCround-PT-11b-LTLFireability-05 24026069 m, 39266 m/sec, 26218962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 615/637 309/2000 DLCround-PT-11b-LTLFireability-05 24223710 m, 39528 m/sec, 26433457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 620/637 313/2000 DLCround-PT-11b-LTLFireability-05 24422796 m, 39817 m/sec, 26649725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 625/637 317/2000 DLCround-PT-11b-LTLFireability-05 24619709 m, 39382 m/sec, 26866107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 630/637 320/2000 DLCround-PT-11b-LTLFireability-05 24816978 m, 39453 m/sec, 27082900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 635/637 324/2000 DLCround-PT-11b-LTLFireability-05 25014766 m, 39557 m/sec, 27299216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for DLCround-PT-11b-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-11b-LTLFireability-04
[[35mlola[0m][I] time limit : 636 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-11b-LTLFireability-05
[[35mlola[0m][I] time limit : 2545 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DLCround-PT-11b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1452
[[35mlola[0m][I] fired transitions : 1452
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/636 3/5 DLCround-PT-11b-LTLFireability-05 196887 m, -4963575 m/sec, 221697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for DLCround-PT-11b-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DLCround-PT-11b-LTLFireability-02
[[35mlola[0m][I] time limit : 845 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DLCround-PT-11b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 DLCround-PT-11b-LTLFireability-01
[[35mlola[0m][I] time limit : 1267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for DLCround-PT-11b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-11b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLFireability-08: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-11b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700252"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11b.tgz
mv DLCround-PT-11b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;