About the Execution of LoLA for DLCround-PT-11b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3747.075 | 3600000.00 | 11981269.00 | 3809.50 | F???F?F?????F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700251.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-11b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700251
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.2M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 12:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 155K Apr 13 12:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Apr 13 12:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 12:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11b-LTLCardinality-00
FORMULA_NAME DLCround-PT-11b-LTLCardinality-01
FORMULA_NAME DLCround-PT-11b-LTLCardinality-02
FORMULA_NAME DLCround-PT-11b-LTLCardinality-03
FORMULA_NAME DLCround-PT-11b-LTLCardinality-04
FORMULA_NAME DLCround-PT-11b-LTLCardinality-05
FORMULA_NAME DLCround-PT-11b-LTLCardinality-06
FORMULA_NAME DLCround-PT-11b-LTLCardinality-07
FORMULA_NAME DLCround-PT-11b-LTLCardinality-08
FORMULA_NAME DLCround-PT-11b-LTLCardinality-09
FORMULA_NAME DLCround-PT-11b-LTLCardinality-10
FORMULA_NAME DLCround-PT-11b-LTLCardinality-11
FORMULA_NAME DLCround-PT-11b-LTLCardinality-12
FORMULA_NAME DLCround-PT-11b-LTLCardinality-13
FORMULA_NAME DLCround-PT-11b-LTLCardinality-14
FORMULA_NAME DLCround-PT-11b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717093697237
FORMULA DLCround-PT-11b-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 DLCround-PT-11b-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 DLCround-PT-11b-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for DLCround-PT-11b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for DLCround-PT-11b-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DLCround-PT-11b-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 182 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DLCround-PT-11b-LTLCardinality-00
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 18:33:34] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 3/205 1/2000 DLCround-PT-11b-LTLCardinality-01 450 m, 90 m/sec, 739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 48 DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 48 DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 48 DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for DLCround-PT-11b-LTLCardinality-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for DLCround-PT-11b-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for DLCround-PT-11b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 8/252 1/2000 DLCround-PT-11b-LTLCardinality-01 1505 m, 211 m/sec, 3190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 13/252 1/2000 DLCround-PT-11b-LTLCardinality-01 2898 m, 278 m/sec, 6468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 18/252 1/2000 DLCround-PT-11b-LTLCardinality-01 4516 m, 323 m/sec, 10257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 23/252 1/2000 DLCround-PT-11b-LTLCardinality-01 6158 m, 328 m/sec, 14115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 28/252 1/2000 DLCround-PT-11b-LTLCardinality-01 7764 m, 321 m/sec, 17863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 33/252 1/2000 DLCround-PT-11b-LTLCardinality-01 9416 m, 330 m/sec, 21748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 38/252 1/2000 DLCround-PT-11b-LTLCardinality-01 11012 m, 319 m/sec, 25488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 43/252 1/2000 DLCround-PT-11b-LTLCardinality-01 12671 m, 331 m/sec, 29380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 48/252 1/2000 DLCround-PT-11b-LTLCardinality-01 14309 m, 327 m/sec, 33223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 53/252 1/2000 DLCround-PT-11b-LTLCardinality-01 15915 m, 321 m/sec, 36985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 58/252 1/2000 DLCround-PT-11b-LTLCardinality-01 17580 m, 333 m/sec, 40900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 63/252 1/2000 DLCround-PT-11b-LTLCardinality-01 19197 m, 323 m/sec, 44706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 68/252 1/2000 DLCround-PT-11b-LTLCardinality-01 20888 m, 338 m/sec, 48696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 73/252 1/2000 DLCround-PT-11b-LTLCardinality-01 22501 m, 322 m/sec, 52475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 78/252 1/2000 DLCround-PT-11b-LTLCardinality-01 24145 m, 328 m/sec, 56349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 83/252 1/2000 DLCround-PT-11b-LTLCardinality-01 25744 m, 319 m/sec, 60100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 88/252 1/2000 DLCround-PT-11b-LTLCardinality-01 27453 m, 341 m/sec, 64135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 93/252 1/2000 DLCround-PT-11b-LTLCardinality-01 29083 m, 326 m/sec, 67954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 98/252 1/2000 DLCround-PT-11b-LTLCardinality-01 30740 m, 331 m/sec, 71847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 103/252 1/2000 DLCround-PT-11b-LTLCardinality-01 32438 m, 339 m/sec, 75851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 108/252 1/2000 DLCround-PT-11b-LTLCardinality-01 34062 m, 324 m/sec, 79656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 113/252 1/2000 DLCround-PT-11b-LTLCardinality-01 35765 m, 340 m/sec, 83698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 118/252 1/2000 DLCround-PT-11b-LTLCardinality-01 37522 m, 351 m/sec, 87889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 123/252 1/2000 DLCround-PT-11b-LTLCardinality-01 39836 m, 462 m/sec, 93388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 128/252 1/2000 DLCround-PT-11b-LTLCardinality-01 41474 m, 327 m/sec, 97247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 133/252 1/2000 DLCround-PT-11b-LTLCardinality-01 43073 m, 319 m/sec, 100987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 138/252 1/2000 DLCround-PT-11b-LTLCardinality-01 44738 m, 333 m/sec, 104900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 143/252 1/2000 DLCround-PT-11b-LTLCardinality-01 46488 m, 350 m/sec, 109068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 148/252 1/2000 DLCround-PT-11b-LTLCardinality-01 48123 m, 327 m/sec, 112919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 153/252 1/2000 DLCround-PT-11b-LTLCardinality-01 49730 m, 321 m/sec, 116691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 158/252 1/2000 DLCround-PT-11b-LTLCardinality-01 51334 m, 320 m/sec, 120443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 163/252 1/2000 DLCround-PT-11b-LTLCardinality-01 53064 m, 346 m/sec, 124551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 168/252 1/2000 DLCround-PT-11b-LTLCardinality-01 54706 m, 328 m/sec, 128438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 173/252 1/2000 DLCround-PT-11b-LTLCardinality-01 56157 m, 290 m/sec, 131796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 178/252 1/2000 DLCround-PT-11b-LTLCardinality-01 57768 m, 322 m/sec, 135583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 183/252 1/2000 DLCround-PT-11b-LTLCardinality-01 59334 m, 313 m/sec, 139241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 188/252 1/2000 DLCround-PT-11b-LTLCardinality-01 60962 m, 325 m/sec, 143076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 193/252 1/2000 DLCround-PT-11b-LTLCardinality-01 62491 m, 305 m/sec, 146658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 198/252 1/2000 DLCround-PT-11b-LTLCardinality-01 64143 m, 330 m/sec, 150559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 203/252 1/2000 DLCround-PT-11b-LTLCardinality-01 65711 m, 313 m/sec, 154232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 208/252 1/2000 DLCround-PT-11b-LTLCardinality-01 67338 m, 325 m/sec, 158060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 213/252 1/2000 DLCround-PT-11b-LTLCardinality-01 68984 m, 329 m/sec, 161962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 218/252 1/2000 DLCround-PT-11b-LTLCardinality-01 70607 m, 324 m/sec, 165791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 223/252 1/2000 DLCround-PT-11b-LTLCardinality-01 72213 m, 321 m/sec, 169558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 228/252 1/2000 DLCround-PT-11b-LTLCardinality-01 73784 m, 314 m/sec, 173251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 233/252 1/2000 DLCround-PT-11b-LTLCardinality-01 75351 m, 313 m/sec, 176935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 238/252 1/2000 DLCround-PT-11b-LTLCardinality-01 76942 m, 318 m/sec, 180673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 243/252 1/2000 DLCround-PT-11b-LTLCardinality-01 78548 m, 321 m/sec, 184449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 248/252 1/2000 DLCround-PT-11b-LTLCardinality-01 80767 m, 443 m/sec, 189693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 DLCround-PT-11b-LTLCardinality-15
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 3033 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for DLCround-PT-11b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/252 1/5 DLCround-PT-11b-LTLCardinality-01 1699 m, -15813 m/sec, 3642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/252 1/5 DLCround-PT-11b-LTLCardinality-01 3213 m, 302 m/sec, 7209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/252 1/5 DLCround-PT-11b-LTLCardinality-01 4713 m, 300 m/sec, 10713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/252 1/5 DLCround-PT-11b-LTLCardinality-01 6251 m, 307 m/sec, 14334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/252 1/5 DLCround-PT-11b-LTLCardinality-01 7770 m, 303 m/sec, 17877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/252 1/5 DLCround-PT-11b-LTLCardinality-01 9318 m, 309 m/sec, 21523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/252 1/5 DLCround-PT-11b-LTLCardinality-01 10819 m, 300 m/sec, 25036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/252 1/5 DLCround-PT-11b-LTLCardinality-01 12406 m, 317 m/sec, 28775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/252 1/5 DLCround-PT-11b-LTLCardinality-01 13921 m, 303 m/sec, 32315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/252 1/5 DLCround-PT-11b-LTLCardinality-01 15438 m, 303 m/sec, 35870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/252 1/5 DLCround-PT-11b-LTLCardinality-01 16943 m, 301 m/sec, 39400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/252 1/5 DLCround-PT-11b-LTLCardinality-01 18508 m, 313 m/sec, 43089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/252 1/5 DLCround-PT-11b-LTLCardinality-01 20048 m, 308 m/sec, 46709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/252 1/5 DLCround-PT-11b-LTLCardinality-01 21648 m, 320 m/sec, 50475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/252 1/5 DLCround-PT-11b-LTLCardinality-01 23190 m, 308 m/sec, 54092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/252 1/5 DLCround-PT-11b-LTLCardinality-01 24808 m, 323 m/sec, 57909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/252 1/5 DLCround-PT-11b-LTLCardinality-01 26418 m, 322 m/sec, 61696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/252 1/5 DLCround-PT-11b-LTLCardinality-01 28044 m, 325 m/sec, 65516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/252 1/5 DLCround-PT-11b-LTLCardinality-01 29625 m, 316 m/sec, 69222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/252 1/5 DLCround-PT-11b-LTLCardinality-01 31267 m, 328 m/sec, 73097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/252 1/5 DLCround-PT-11b-LTLCardinality-01 32899 m, 326 m/sec, 76928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/252 1/5 DLCround-PT-11b-LTLCardinality-01 34517 m, 323 m/sec, 80735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/252 1/5 DLCround-PT-11b-LTLCardinality-01 36181 m, 332 m/sec, 84686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/252 1/5 DLCround-PT-11b-LTLCardinality-01 37891 m, 342 m/sec, 88776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/252 1/5 DLCround-PT-11b-LTLCardinality-01 40152 m, 452 m/sec, 94133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/252 1/5 DLCround-PT-11b-LTLCardinality-01 41735 m, 316 m/sec, 97850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/252 1/5 DLCround-PT-11b-LTLCardinality-01 43302 m, 313 m/sec, 101522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/252 1/5 DLCround-PT-11b-LTLCardinality-01 44951 m, 329 m/sec, 105407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/252 1/5 DLCround-PT-11b-LTLCardinality-01 46662 m, 342 m/sec, 109484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/252 1/5 DLCround-PT-11b-LTLCardinality-01 48264 m, 320 m/sec, 113251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/252 1/5 DLCround-PT-11b-LTLCardinality-01 49848 m, 316 m/sec, 116967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/252 1/5 DLCround-PT-11b-LTLCardinality-01 51435 m, 317 m/sec, 120681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/252 1/5 DLCround-PT-11b-LTLCardinality-01 53141 m, 341 m/sec, 124736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/252 1/5 DLCround-PT-11b-LTLCardinality-01 54751 m, 322 m/sec, 128541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/252 1/5 DLCround-PT-11b-LTLCardinality-01 56196 m, 289 m/sec, 131885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/252 1/5 DLCround-PT-11b-LTLCardinality-01 57790 m, 318 m/sec, 135633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/252 1/5 DLCround-PT-11b-LTLCardinality-01 59346 m, 311 m/sec, 139273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/252 1/5 DLCround-PT-11b-LTLCardinality-01 60962 m, 323 m/sec, 143076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/252 1/5 DLCround-PT-11b-LTLCardinality-01 62484 m, 304 m/sec, 146643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/252 1/5 DLCround-PT-11b-LTLCardinality-01 64119 m, 327 m/sec, 150499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/252 1/5 DLCround-PT-11b-LTLCardinality-01 65682 m, 312 m/sec, 154168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/252 1/5 DLCround-PT-11b-LTLCardinality-01 67292 m, 322 m/sec, 157949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/252 1/5 DLCround-PT-11b-LTLCardinality-01 68926 m, 326 m/sec, 161829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/252 1/5 DLCround-PT-11b-LTLCardinality-01 70543 m, 323 m/sec, 165640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/252 1/5 DLCround-PT-11b-LTLCardinality-01 72129 m, 317 m/sec, 169360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/252 1/5 DLCround-PT-11b-LTLCardinality-01 73686 m, 311 m/sec, 173017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/252 1/5 DLCround-PT-11b-LTLCardinality-01 75244 m, 311 m/sec, 176685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/252 1/5 DLCround-PT-11b-LTLCardinality-01 76819 m, 315 m/sec, 180382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/252 1/5 DLCround-PT-11b-LTLCardinality-01 78417 m, 319 m/sec, 184145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/252 1/5 DLCround-PT-11b-LTLCardinality-01 80560 m, 428 m/sec, 189210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 DLCround-PT-11b-LTLCardinality-14
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 2778 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DLCround-PT-11b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/252 1/5 DLCround-PT-11b-LTLCardinality-01 1690 m, -15774 m/sec, 3619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/252 1/5 DLCround-PT-11b-LTLCardinality-01 3217 m, 305 m/sec, 7222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/252 1/5 DLCround-PT-11b-LTLCardinality-01 4756 m, 307 m/sec, 10816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/252 1/5 DLCround-PT-11b-LTLCardinality-01 6372 m, 323 m/sec, 14624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/252 1/5 DLCround-PT-11b-LTLCardinality-01 7944 m, 314 m/sec, 18287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/252 1/5 DLCround-PT-11b-LTLCardinality-01 9555 m, 322 m/sec, 22076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/252 1/5 DLCround-PT-11b-LTLCardinality-01 11117 m, 312 m/sec, 25733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/252 1/5 DLCround-PT-11b-LTLCardinality-01 12723 m, 321 m/sec, 29498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/252 1/5 DLCround-PT-11b-LTLCardinality-01 14298 m, 315 m/sec, 33200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/252 1/5 DLCround-PT-11b-LTLCardinality-01 15795 m, 299 m/sec, 36710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/252 1/5 DLCround-PT-11b-LTLCardinality-01 17354 m, 311 m/sec, 40363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/252 1/5 DLCround-PT-11b-LTLCardinality-01 18919 m, 313 m/sec, 44053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/252 1/5 DLCround-PT-11b-LTLCardinality-01 20562 m, 328 m/sec, 47927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/252 1/5 DLCround-PT-11b-LTLCardinality-01 22121 m, 311 m/sec, 51581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/252 1/5 DLCround-PT-11b-LTLCardinality-01 23630 m, 301 m/sec, 55128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/252 1/5 DLCround-PT-11b-LTLCardinality-01 25176 m, 309 m/sec, 58772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/252 1/5 DLCround-PT-11b-LTLCardinality-01 26768 m, 318 m/sec, 62522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/252 1/5 DLCround-PT-11b-LTLCardinality-01 28300 m, 306 m/sec, 66118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/252 1/5 DLCround-PT-11b-LTLCardinality-01 29845 m, 309 m/sec, 69741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/252 1/5 DLCround-PT-11b-LTLCardinality-01 31443 m, 319 m/sec, 73511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/252 1/5 DLCround-PT-11b-LTLCardinality-01 33022 m, 315 m/sec, 77221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/252 1/5 DLCround-PT-11b-LTLCardinality-01 34615 m, 318 m/sec, 80964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/252 1/5 DLCround-PT-11b-LTLCardinality-01 36318 m, 340 m/sec, 85016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/252 1/5 DLCround-PT-11b-LTLCardinality-01 38041 m, 344 m/sec, 89138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/252 1/5 DLCround-PT-11b-LTLCardinality-01 40299 m, 451 m/sec, 94472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/252 1/5 DLCround-PT-11b-LTLCardinality-01 41932 m, 326 m/sec, 98309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/252 1/5 DLCround-PT-11b-LTLCardinality-01 43448 m, 303 m/sec, 101862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/252 1/5 DLCround-PT-11b-LTLCardinality-01 45045 m, 319 m/sec, 105629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/252 1/5 DLCround-PT-11b-LTLCardinality-01 46722 m, 335 m/sec, 109628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/252 1/5 DLCround-PT-11b-LTLCardinality-01 48273 m, 310 m/sec, 113269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/252 1/5 DLCround-PT-11b-LTLCardinality-01 49813 m, 308 m/sec, 116885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/252 1/5 DLCround-PT-11b-LTLCardinality-01 51353 m, 308 m/sec, 120490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/252 1/5 DLCround-PT-11b-LTLCardinality-01 53016 m, 332 m/sec, 124436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/252 1/5 DLCround-PT-11b-LTLCardinality-01 54613 m, 319 m/sec, 128230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/252 1/5 DLCround-PT-11b-LTLCardinality-01 55985 m, 274 m/sec, 131393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/252 1/5 DLCround-PT-11b-LTLCardinality-01 57517 m, 306 m/sec, 134993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/252 1/5 DLCround-PT-11b-LTLCardinality-01 59028 m, 302 m/sec, 138531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/252 1/5 DLCround-PT-11b-LTLCardinality-01 60571 m, 308 m/sec, 142157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/252 1/5 DLCround-PT-11b-LTLCardinality-01 62060 m, 297 m/sec, 145648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/252 1/5 DLCround-PT-11b-LTLCardinality-01 63616 m, 311 m/sec, 149311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/252 1/5 DLCround-PT-11b-LTLCardinality-01 65140 m, 304 m/sec, 152894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/252 1/5 DLCround-PT-11b-LTLCardinality-01 66667 m, 305 m/sec, 156473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/252 1/5 DLCround-PT-11b-LTLCardinality-01 68275 m, 321 m/sec, 160290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/252 1/5 DLCround-PT-11b-LTLCardinality-01 69805 m, 306 m/sec, 163890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/252 1/5 DLCround-PT-11b-LTLCardinality-01 71374 m, 313 m/sec, 167590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/252 1/5 DLCround-PT-11b-LTLCardinality-01 72869 m, 299 m/sec, 171096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/252 1/5 DLCround-PT-11b-LTLCardinality-01 74425 m, 311 m/sec, 174767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/252 1/5 DLCround-PT-11b-LTLCardinality-01 75884 m, 291 m/sec, 178188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/252 1/5 DLCround-PT-11b-LTLCardinality-01 77447 m, 312 m/sec, 181873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/252 1/5 DLCround-PT-11b-LTLCardinality-01 78961 m, 302 m/sec, 185424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-11b-LTLCardinality-11
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 2523 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DLCround-PT-11b-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/252 1/5 DLCround-PT-11b-LTLCardinality-01 1701 m, -15452 m/sec, 3646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/252 1/5 DLCround-PT-11b-LTLCardinality-01 3229 m, 305 m/sec, 7247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/252 1/5 DLCround-PT-11b-LTLCardinality-01 4736 m, 301 m/sec, 10765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/252 1/5 DLCround-PT-11b-LTLCardinality-01 6298 m, 312 m/sec, 14448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/252 1/5 DLCround-PT-11b-LTLCardinality-01 7812 m, 302 m/sec, 17978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/252 1/5 DLCround-PT-11b-LTLCardinality-01 9380 m, 313 m/sec, 21667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/252 1/5 DLCround-PT-11b-LTLCardinality-01 10889 m, 301 m/sec, 25202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/252 1/5 DLCround-PT-11b-LTLCardinality-01 12482 m, 318 m/sec, 28953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/252 1/5 DLCround-PT-11b-LTLCardinality-01 14025 m, 308 m/sec, 32558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/252 1/5 DLCround-PT-11b-LTLCardinality-01 15561 m, 307 m/sec, 36165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/252 1/5 DLCround-PT-11b-LTLCardinality-01 17104 m, 308 m/sec, 39772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/252 1/5 DLCround-PT-11b-LTLCardinality-01 18694 m, 318 m/sec, 43527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/252 1/5 DLCround-PT-11b-LTLCardinality-01 20267 m, 314 m/sec, 47228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/252 1/5 DLCround-PT-11b-LTLCardinality-01 21835 m, 313 m/sec, 50917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/252 1/5 DLCround-PT-11b-LTLCardinality-01 23329 m, 298 m/sec, 54415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/252 1/5 DLCround-PT-11b-LTLCardinality-01 24884 m, 311 m/sec, 58087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/252 1/5 DLCround-PT-11b-LTLCardinality-01 26448 m, 312 m/sec, 61766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/252 1/5 DLCround-PT-11b-LTLCardinality-01 28008 m, 312 m/sec, 65435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/252 1/5 DLCround-PT-11b-LTLCardinality-01 29535 m, 305 m/sec, 69012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/252 1/5 DLCround-PT-11b-LTLCardinality-01 31144 m, 321 m/sec, 72812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/252 1/5 DLCround-PT-11b-LTLCardinality-01 32717 m, 314 m/sec, 76502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/252 1/5 DLCround-PT-11b-LTLCardinality-01 34284 m, 313 m/sec, 80181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/252 1/5 DLCround-PT-11b-LTLCardinality-01 35907 m, 324 m/sec, 84040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/252 1/5 DLCround-PT-11b-LTLCardinality-01 37562 m, 331 m/sec, 87981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/252 1/5 DLCround-PT-11b-LTLCardinality-01 39789 m, 445 m/sec, 93276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/252 1/5 DLCround-PT-11b-LTLCardinality-01 41351 m, 312 m/sec, 96952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/252 1/5 DLCround-PT-11b-LTLCardinality-01 42863 m, 302 m/sec, 100491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/252 1/5 DLCround-PT-11b-LTLCardinality-01 44413 m, 310 m/sec, 104131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/252 1/5 DLCround-PT-11b-LTLCardinality-01 46055 m, 328 m/sec, 108029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/252 1/5 DLCround-PT-11b-LTLCardinality-01 47641 m, 317 m/sec, 111780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/252 1/5 DLCround-PT-11b-LTLCardinality-01 49223 m, 316 m/sec, 115504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/252 1/5 DLCround-PT-11b-LTLCardinality-01 50734 m, 302 m/sec, 119037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/252 1/5 DLCround-PT-11b-LTLCardinality-01 52340 m, 321 m/sec, 122828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/252 1/5 DLCround-PT-11b-LTLCardinality-01 54027 m, 337 m/sec, 126854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/252 1/5 DLCround-PT-11b-LTLCardinality-01 55416 m, 277 m/sec, 130083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/252 1/5 DLCround-PT-11b-LTLCardinality-01 56907 m, 298 m/sec, 133554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/252 1/5 DLCround-PT-11b-LTLCardinality-01 58435 m, 305 m/sec, 137145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/252 1/5 DLCround-PT-11b-LTLCardinality-01 59942 m, 301 m/sec, 140671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/252 1/5 DLCround-PT-11b-LTLCardinality-01 61502 m, 312 m/sec, 144351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/252 1/5 DLCround-PT-11b-LTLCardinality-01 62972 m, 294 m/sec, 147782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/252 1/5 DLCround-PT-11b-LTLCardinality-01 64538 m, 313 m/sec, 151489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/252 1/5 DLCround-PT-11b-LTLCardinality-01 66045 m, 301 m/sec, 155010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/252 1/5 DLCround-PT-11b-LTLCardinality-01 67620 m, 315 m/sec, 158730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/252 1/5 DLCround-PT-11b-LTLCardinality-01 69172 m, 310 m/sec, 162404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/252 1/5 DLCround-PT-11b-LTLCardinality-01 70729 m, 311 m/sec, 166077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/252 1/5 DLCround-PT-11b-LTLCardinality-01 72265 m, 307 m/sec, 169677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/252 1/5 DLCround-PT-11b-LTLCardinality-01 73755 m, 298 m/sec, 173180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/252 1/5 DLCround-PT-11b-LTLCardinality-01 75255 m, 300 m/sec, 176711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/252 1/5 DLCround-PT-11b-LTLCardinality-01 76772 m, 303 m/sec, 180273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/252 1/5 DLCround-PT-11b-LTLCardinality-01 78326 m, 310 m/sec, 183931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 38 DLCround-PT-11b-LTLCardinality-10
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 2268 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCround-PT-11b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/283 1/5 DLCround-PT-11b-LTLCardinality-01 1385 m, -15388 m/sec, 2910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/283 1/5 DLCround-PT-11b-LTLCardinality-01 2572 m, 237 m/sec, 5700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/283 1/5 DLCround-PT-11b-LTLCardinality-01 3843 m, 254 m/sec, 8681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/283 1/5 DLCround-PT-11b-LTLCardinality-01 5074 m, 246 m/sec, 11561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/283 1/5 DLCround-PT-11b-LTLCardinality-01 6318 m, 248 m/sec, 14494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/283 1/5 DLCround-PT-11b-LTLCardinality-01 7514 m, 239 m/sec, 17278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/283 1/5 DLCround-PT-11b-LTLCardinality-01 8759 m, 249 m/sec, 20209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/283 1/5 DLCround-PT-11b-LTLCardinality-01 10028 m, 253 m/sec, 23184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/283 1/5 DLCround-PT-11b-LTLCardinality-01 11249 m, 244 m/sec, 26041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/283 1/5 DLCround-PT-11b-LTLCardinality-01 12557 m, 261 m/sec, 29124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/283 1/5 DLCround-PT-11b-LTLCardinality-01 13822 m, 253 m/sec, 32082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/283 1/5 DLCround-PT-11b-LTLCardinality-01 15081 m, 251 m/sec, 35040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/283 1/5 DLCround-PT-11b-LTLCardinality-01 16287 m, 241 m/sec, 37857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/283 1/5 DLCround-PT-11b-LTLCardinality-01 17539 m, 250 m/sec, 40800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/283 1/5 DLCround-PT-11b-LTLCardinality-01 18802 m, 252 m/sec, 43779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/283 1/5 DLCround-PT-11b-LTLCardinality-01 20094 m, 258 m/sec, 46819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/283 1/5 DLCround-PT-11b-LTLCardinality-01 21373 m, 255 m/sec, 49833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/283 1/5 DLCround-PT-11b-LTLCardinality-01 22587 m, 242 m/sec, 52676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/283 1/5 DLCround-PT-11b-LTLCardinality-01 23777 m, 238 m/sec, 55477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/283 1/5 DLCround-PT-11b-LTLCardinality-01 24997 m, 244 m/sec, 58355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/283 1/5 DLCround-PT-11b-LTLCardinality-01 26238 m, 248 m/sec, 61266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/283 1/5 DLCround-PT-11b-LTLCardinality-01 27557 m, 263 m/sec, 64386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/283 1/5 DLCround-PT-11b-LTLCardinality-01 28820 m, 252 m/sec, 67335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/283 1/5 DLCround-PT-11b-LTLCardinality-01 30059 m, 247 m/sec, 70237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/283 1/5 DLCround-PT-11b-LTLCardinality-01 31333 m, 254 m/sec, 73254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/283 1/5 DLCround-PT-11b-LTLCardinality-01 32610 m, 255 m/sec, 76250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/283 1/5 DLCround-PT-11b-LTLCardinality-01 33857 m, 249 m/sec, 79176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/283 1/5 DLCround-PT-11b-LTLCardinality-01 35225 m, 273 m/sec, 82409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/283 1/5 DLCround-PT-11b-LTLCardinality-01 36518 m, 258 m/sec, 85498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/283 1/5 DLCround-PT-11b-LTLCardinality-01 37881 m, 272 m/sec, 88753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/283 1/5 DLCround-PT-11b-LTLCardinality-01 39784 m, 380 m/sec, 93264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/283 1/5 DLCround-PT-11b-LTLCardinality-01 41062 m, 255 m/sec, 96270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/283 1/5 DLCround-PT-11b-LTLCardinality-01 42312 m, 250 m/sec, 99203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/283 1/5 DLCround-PT-11b-LTLCardinality-01 43504 m, 238 m/sec, 101994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/283 1/5 DLCround-PT-11b-LTLCardinality-01 44748 m, 248 m/sec, 104927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/283 1/5 DLCround-PT-11b-LTLCardinality-01 46079 m, 266 m/sec, 108082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/283 1/5 DLCround-PT-11b-LTLCardinality-01 47372 m, 258 m/sec, 111154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/283 1/5 DLCround-PT-11b-LTLCardinality-01 48649 m, 255 m/sec, 114159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/283 1/5 DLCround-PT-11b-LTLCardinality-01 49947 m, 259 m/sec, 117197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/283 1/5 DLCround-PT-11b-LTLCardinality-01 51107 m, 232 m/sec, 119908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/283 1/5 DLCround-PT-11b-LTLCardinality-01 52377 m, 254 m/sec, 122916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/283 1/5 DLCround-PT-11b-LTLCardinality-01 53661 m, 256 m/sec, 125977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/283 1/5 DLCround-PT-11b-LTLCardinality-01 54845 m, 236 m/sec, 128767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/283 1/5 DLCround-PT-11b-LTLCardinality-01 55978 m, 226 m/sec, 131374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/283 1/5 DLCround-PT-11b-LTLCardinality-01 57283 m, 261 m/sec, 134442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/283 1/5 DLCround-PT-11b-LTLCardinality-01 58475 m, 238 m/sec, 137239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/283 1/5 DLCround-PT-11b-LTLCardinality-01 59666 m, 238 m/sec, 140024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/283 1/5 DLCround-PT-11b-LTLCardinality-01 60938 m, 254 m/sec, 143019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/283 1/5 DLCround-PT-11b-LTLCardinality-01 62136 m, 239 m/sec, 145825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/283 1/5 DLCround-PT-11b-LTLCardinality-01 63430 m, 258 m/sec, 148874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/283 1/5 DLCround-PT-11b-LTLCardinality-01 64699 m, 253 m/sec, 151863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/283 1/5 DLCround-PT-11b-LTLCardinality-01 65969 m, 254 m/sec, 154836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/283 1/5 DLCround-PT-11b-LTLCardinality-01 67300 m, 266 m/sec, 157966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/283 1/5 DLCround-PT-11b-LTLCardinality-01 68535 m, 247 m/sec, 160912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/283 1/5 DLCround-PT-11b-LTLCardinality-01 69775 m, 248 m/sec, 163816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/283 1/5 DLCround-PT-11b-LTLCardinality-01 71052 m, 255 m/sec, 166838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-11b-LTLCardinality-09
[[35mlola[0m][I] time limit : 283 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 1983 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for DLCround-PT-11b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/283 1/5 DLCround-PT-11b-LTLCardinality-01 1320 m, -13946 m/sec, 2759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/283 1/5 DLCround-PT-11b-LTLCardinality-01 2368 m, 209 m/sec, 5219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/283 1/5 DLCround-PT-11b-LTLCardinality-01 3410 m, 208 m/sec, 7667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/283 1/5 DLCround-PT-11b-LTLCardinality-01 4510 m, 220 m/sec, 10241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/283 1/5 DLCround-PT-11b-LTLCardinality-01 5501 m, 198 m/sec, 12565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/283 1/5 DLCround-PT-11b-LTLCardinality-01 6565 m, 212 m/sec, 15082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/283 1/5 DLCround-PT-11b-LTLCardinality-01 7640 m, 215 m/sec, 17575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/283 1/5 DLCround-PT-11b-LTLCardinality-01 8723 m, 216 m/sec, 20125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/283 1/5 DLCround-PT-11b-LTLCardinality-01 9729 m, 201 m/sec, 22482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/283 1/5 DLCround-PT-11b-LTLCardinality-01 10701 m, 194 m/sec, 24757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/283 1/5 DLCround-PT-11b-LTLCardinality-01 11806 m, 221 m/sec, 27361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/283 1/5 DLCround-PT-11b-LTLCardinality-01 12845 m, 207 m/sec, 29788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/283 1/5 DLCround-PT-11b-LTLCardinality-01 13905 m, 212 m/sec, 32275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/283 1/5 DLCround-PT-11b-LTLCardinality-01 14875 m, 194 m/sec, 34552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/283 1/5 DLCround-PT-11b-LTLCardinality-01 15852 m, 195 m/sec, 36841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/283 1/5 DLCround-PT-11b-LTLCardinality-01 16957 m, 221 m/sec, 39431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/283 1/5 DLCround-PT-11b-LTLCardinality-01 17938 m, 196 m/sec, 41747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/283 1/5 DLCround-PT-11b-LTLCardinality-01 18976 m, 207 m/sec, 44183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/283 1/5 DLCround-PT-11b-LTLCardinality-01 19944 m, 193 m/sec, 46463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/283 1/5 DLCround-PT-11b-LTLCardinality-01 20932 m, 197 m/sec, 48800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/283 1/5 DLCround-PT-11b-LTLCardinality-01 21983 m, 210 m/sec, 51258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/283 1/5 DLCround-PT-11b-LTLCardinality-01 23023 m, 208 m/sec, 53698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/283 1/5 DLCround-PT-11b-LTLCardinality-01 24075 m, 210 m/sec, 56180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/283 1/5 DLCround-PT-11b-LTLCardinality-01 25103 m, 205 m/sec, 58598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/283 1/5 DLCround-PT-11b-LTLCardinality-01 26120 m, 203 m/sec, 60988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/283 1/5 DLCround-PT-11b-LTLCardinality-01 27193 m, 214 m/sec, 63527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/283 1/5 DLCround-PT-11b-LTLCardinality-01 28314 m, 224 m/sec, 66154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/283 1/5 DLCround-PT-11b-LTLCardinality-01 29387 m, 214 m/sec, 68663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/283 1/5 DLCround-PT-11b-LTLCardinality-01 30534 m, 229 m/sec, 71362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/283 1/5 DLCround-PT-11b-LTLCardinality-01 31601 m, 213 m/sec, 73888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/283 1/5 DLCround-PT-11b-LTLCardinality-01 32713 m, 222 m/sec, 76489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/283 1/5 DLCround-PT-11b-LTLCardinality-01 33825 m, 222 m/sec, 79108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/283 1/5 DLCround-PT-11b-LTLCardinality-01 34943 m, 223 m/sec, 81747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/283 1/5 DLCround-PT-11b-LTLCardinality-01 36015 m, 214 m/sec, 84294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/283 1/5 DLCround-PT-11b-LTLCardinality-01 37196 m, 236 m/sec, 87113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/283 1/5 DLCround-PT-11b-LTLCardinality-01 38526 m, 266 m/sec, 90287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/283 1/5 DLCround-PT-11b-LTLCardinality-01 40055 m, 305 m/sec, 93911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/283 1/5 DLCround-PT-11b-LTLCardinality-01 41083 m, 205 m/sec, 96317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/283 1/5 DLCround-PT-11b-LTLCardinality-01 42171 m, 217 m/sec, 98872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/283 1/5 DLCround-PT-11b-LTLCardinality-01 43138 m, 193 m/sec, 101138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/283 1/5 DLCround-PT-11b-LTLCardinality-01 44202 m, 212 m/sec, 103631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/283 1/5 DLCround-PT-11b-LTLCardinality-01 45240 m, 207 m/sec, 106086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/283 1/5 DLCround-PT-11b-LTLCardinality-01 46405 m, 233 m/sec, 108861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/283 1/5 DLCround-PT-11b-LTLCardinality-01 47454 m, 209 m/sec, 111345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/283 1/5 DLCround-PT-11b-LTLCardinality-01 48535 m, 216 m/sec, 113891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/283 1/5 DLCround-PT-11b-LTLCardinality-01 49551 m, 203 m/sec, 116274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/283 1/5 DLCround-PT-11b-LTLCardinality-01 50561 m, 202 m/sec, 118635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/283 1/5 DLCround-PT-11b-LTLCardinality-01 51689 m, 225 m/sec, 121291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/283 1/5 DLCround-PT-11b-LTLCardinality-01 52848 m, 231 m/sec, 124037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/283 1/5 DLCround-PT-11b-LTLCardinality-01 54066 m, 243 m/sec, 126952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/283 1/5 DLCround-PT-11b-LTLCardinality-01 55032 m, 193 m/sec, 129194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/283 1/5 DLCround-PT-11b-LTLCardinality-01 56047 m, 203 m/sec, 131532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/283 1/5 DLCround-PT-11b-LTLCardinality-01 57044 m, 199 m/sec, 133878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/283 1/5 DLCround-PT-11b-LTLCardinality-01 57986 m, 188 m/sec, 136092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/283 1/5 DLCround-PT-11b-LTLCardinality-01 59037 m, 210 m/sec, 138556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/283 1/5 DLCround-PT-11b-LTLCardinality-01 60031 m, 198 m/sec, 140878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-11b-LTLCardinality-08
[[35mlola[0m][I] time limit : 283 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 1698 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DLCround-PT-11b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/283 1/5 DLCround-PT-11b-LTLCardinality-01 1057 m, -11794 m/sec, 2150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/283 1/5 DLCround-PT-11b-LTLCardinality-01 1892 m, 167 m/sec, 4094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/283 1/5 DLCround-PT-11b-LTLCardinality-01 2714 m, 164 m/sec, 6033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/283 1/5 DLCround-PT-11b-LTLCardinality-01 3662 m, 189 m/sec, 8253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/283 1/5 DLCround-PT-11b-LTLCardinality-01 4486 m, 164 m/sec, 10183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/283 1/5 DLCround-PT-11b-LTLCardinality-01 5292 m, 161 m/sec, 12071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/283 1/5 DLCround-PT-11b-LTLCardinality-01 6132 m, 168 m/sec, 14055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/283 1/5 DLCround-PT-11b-LTLCardinality-01 6892 m, 152 m/sec, 15826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/283 1/5 DLCround-PT-11b-LTLCardinality-01 7664 m, 154 m/sec, 17628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/283 1/5 DLCround-PT-11b-LTLCardinality-01 8546 m, 176 m/sec, 19709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/283 1/5 DLCround-PT-11b-LTLCardinality-01 9384 m, 167 m/sec, 21676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/283 1/5 DLCround-PT-11b-LTLCardinality-01 10180 m, 159 m/sec, 23538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/283 1/5 DLCround-PT-11b-LTLCardinality-01 11042 m, 172 m/sec, 25555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/283 1/5 DLCround-PT-11b-LTLCardinality-01 11846 m, 160 m/sec, 27454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/283 1/5 DLCround-PT-11b-LTLCardinality-01 12697 m, 170 m/sec, 29440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/283 1/5 DLCround-PT-11b-LTLCardinality-01 13534 m, 167 m/sec, 31395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/283 1/5 DLCround-PT-11b-LTLCardinality-01 14352 m, 163 m/sec, 33327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/283 1/5 DLCround-PT-11b-LTLCardinality-01 15082 m, 146 m/sec, 35043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/283 1/5 DLCround-PT-11b-LTLCardinality-01 15915 m, 166 m/sec, 36985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/283 1/5 DLCround-PT-11b-LTLCardinality-01 16818 m, 180 m/sec, 39102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/283 1/5 DLCround-PT-11b-LTLCardinality-01 17671 m, 170 m/sec, 41115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/283 1/5 DLCround-PT-11b-LTLCardinality-01 18494 m, 164 m/sec, 43057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/283 1/5 DLCround-PT-11b-LTLCardinality-01 19239 m, 149 m/sec, 44803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/283 1/5 DLCround-PT-11b-LTLCardinality-01 20063 m, 164 m/sec, 46747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/283 1/5 DLCround-PT-11b-LTLCardinality-01 20928 m, 173 m/sec, 48789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/283 1/5 DLCround-PT-11b-LTLCardinality-01 21820 m, 178 m/sec, 50879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/283 1/5 DLCround-PT-11b-LTLCardinality-01 22534 m, 142 m/sec, 52550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/283 1/5 DLCround-PT-11b-LTLCardinality-01 23348 m, 162 m/sec, 54459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/283 1/5 DLCround-PT-11b-LTLCardinality-01 24122 m, 154 m/sec, 56292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/283 1/5 DLCround-PT-11b-LTLCardinality-01 24909 m, 157 m/sec, 58149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/283 1/5 DLCround-PT-11b-LTLCardinality-01 25691 m, 156 m/sec, 59971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/283 1/5 DLCround-PT-11b-LTLCardinality-01 26518 m, 165 m/sec, 61932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/283 1/5 DLCround-PT-11b-LTLCardinality-01 27414 m, 179 m/sec, 64047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2067 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/283 1/5 DLCround-PT-11b-LTLCardinality-01 28215 m, 160 m/sec, 65921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2072 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/283 1/5 DLCround-PT-11b-LTLCardinality-01 29043 m, 165 m/sec, 67860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2077 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/283 1/5 DLCround-PT-11b-LTLCardinality-01 29768 m, 145 m/sec, 69558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2082 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/283 1/5 DLCround-PT-11b-LTLCardinality-01 30569 m, 160 m/sec, 71441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2087 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/283 1/5 DLCround-PT-11b-LTLCardinality-01 31441 m, 174 m/sec, 73508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2092 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/283 1/5 DLCround-PT-11b-LTLCardinality-01 32270 m, 165 m/sec, 75454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2097 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/283 1/5 DLCround-PT-11b-LTLCardinality-01 33090 m, 164 m/sec, 77377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2102 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/283 1/5 DLCround-PT-11b-LTLCardinality-01 34018 m, 185 m/sec, 79552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2107 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/283 1/5 DLCround-PT-11b-LTLCardinality-01 34867 m, 169 m/sec, 81567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2112 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/283 1/5 DLCround-PT-11b-LTLCardinality-01 35682 m, 163 m/sec, 83505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2117 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/283 1/5 DLCround-PT-11b-LTLCardinality-01 36608 m, 185 m/sec, 85714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2122 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/283 1/5 DLCround-PT-11b-LTLCardinality-01 37510 m, 180 m/sec, 87856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2127 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/283 1/5 DLCround-PT-11b-LTLCardinality-01 38734 m, 244 m/sec, 90778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2132 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/283 1/5 DLCround-PT-11b-LTLCardinality-01 39914 m, 236 m/sec, 93576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2137 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/283 1/5 DLCround-PT-11b-LTLCardinality-01 40639 m, 145 m/sec, 95268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2142 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/283 1/5 DLCround-PT-11b-LTLCardinality-01 41499 m, 172 m/sec, 97300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2147 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/283 1/5 DLCround-PT-11b-LTLCardinality-01 42222 m, 144 m/sec, 98992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2152 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/283 1/5 DLCround-PT-11b-LTLCardinality-01 43033 m, 162 m/sec, 100892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2157 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/283 1/5 DLCround-PT-11b-LTLCardinality-01 43937 m, 180 m/sec, 103003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2162 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/283 1/5 DLCround-PT-11b-LTLCardinality-01 44802 m, 173 m/sec, 105055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2167 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/283 1/5 DLCround-PT-11b-LTLCardinality-01 45703 m, 180 m/sec, 107193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2172 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/283 1/5 DLCround-PT-11b-LTLCardinality-01 46603 m, 180 m/sec, 109342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2177 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/283 1/5 DLCround-PT-11b-LTLCardinality-01 47436 m, 166 m/sec, 111301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2182 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-11b-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2187 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-11b-LTLCardinality-07
[[35mlola[0m][I] time limit : 282 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-LTLCardinality-01
[[35mlola[0m][I] time limit : 1413 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DLCround-PT-11b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1281
[[35mlola[0m][I] fired transitions : 1281
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/282 1/5 DLCround-PT-11b-LTLCardinality-01 1001 m, -9287 m/sec, 2027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2192 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/282 1/5 DLCround-PT-11b-LTLCardinality-01 1719 m, 143 m/sec, 3689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2197 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/282 1/5 DLCround-PT-11b-LTLCardinality-01 2500 m, 156 m/sec, 5527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2202 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/282 1/5 DLCround-PT-11b-LTLCardinality-01 3276 m, 155 m/sec, 7356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2207 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/282 1/5 DLCround-PT-11b-LTLCardinality-01 4047 m, 154 m/sec, 9158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2212 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/282 1/5 DLCround-PT-11b-LTLCardinality-01 4796 m, 149 m/sec, 10911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2217 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/282 1/5 DLCround-PT-11b-LTLCardinality-01 5570 m, 154 m/sec, 12723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2222 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/282 1/5 DLCround-PT-11b-LTLCardinality-01 6372 m, 160 m/sec, 14624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2227 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/282 1/5 DLCround-PT-11b-LTLCardinality-01 7133 m, 152 m/sec, 16393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2232 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/282 1/5 DLCround-PT-11b-LTLCardinality-01 7902 m, 153 m/sec, 18190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2237 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/282 1/5 DLCround-PT-11b-LTLCardinality-01 8672 m, 154 m/sec, 20005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2242 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/282 1/5 DLCround-PT-11b-LTLCardinality-01 9467 m, 159 m/sec, 21870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2247 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/282 1/5 DLCround-PT-11b-LTLCardinality-01 10224 m, 151 m/sec, 23639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2252 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/282 1/5 DLCround-PT-11b-LTLCardinality-01 10985 m, 152 m/sec, 25426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2257 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/282 1/5 DLCround-PT-11b-LTLCardinality-01 11776 m, 158 m/sec, 27284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2262 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/282 1/5 DLCround-PT-11b-LTLCardinality-01 12575 m, 159 m/sec, 29164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2267 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/282 1/5 DLCround-PT-11b-LTLCardinality-01 13311 m, 147 m/sec, 30875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2272 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/282 1/5 DLCround-PT-11b-LTLCardinality-01 14124 m, 162 m/sec, 32793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2277 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/282 1/5 DLCround-PT-11b-LTLCardinality-01 14900 m, 155 m/sec, 34610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2282 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/282 1/5 DLCround-PT-11b-LTLCardinality-01 15667 m, 153 m/sec, 36404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2287 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/282 1/5 DLCround-PT-11b-LTLCardinality-01 16439 m, 154 m/sec, 38214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2292 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/282 1/5 DLCround-PT-11b-LTLCardinality-01 17223 m, 156 m/sec, 40054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2297 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/282 1/5 DLCround-PT-11b-LTLCardinality-01 18046 m, 164 m/sec, 42001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2302 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/282 1/5 DLCround-PT-11b-LTLCardinality-01 18794 m, 149 m/sec, 43759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2307 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/282 1/5 DLCround-PT-11b-LTLCardinality-01 19565 m, 154 m/sec, 45561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2312 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/282 1/5 DLCround-PT-11b-LTLCardinality-01 20399 m, 166 m/sec, 47542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2317 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/282 1/5 DLCround-PT-11b-LTLCardinality-01 21177 m, 155 m/sec, 49372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2322 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/282 1/5 DLCround-PT-11b-LTLCardinality-01 21971 m, 158 m/sec, 51231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2327 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/282 1/5 DLCround-PT-11b-LTLCardinality-01 22721 m, 150 m/sec, 52986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2332 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/282 1/5 DLCround-PT-11b-LTLCardinality-01 23495 m, 154 m/sec, 54811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2337 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/282 1/5 DLCround-PT-11b-LTLCardinality-01 24310 m, 163 m/sec, 56744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2342 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-11b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700251"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11b.tgz
mv DLCround-PT-11b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;