About the Execution of LoLA for DLCround-PT-11a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16199.392 | 670470.00 | 676771.00 | 2878.70 | FFFFFTF???FF?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700244.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-11a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700244
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 17:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 13 17:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 16:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 116K Apr 13 16:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 762K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11a-LTLFireability-00
FORMULA_NAME DLCround-PT-11a-LTLFireability-01
FORMULA_NAME DLCround-PT-11a-LTLFireability-02
FORMULA_NAME DLCround-PT-11a-LTLFireability-03
FORMULA_NAME DLCround-PT-11a-LTLFireability-04
FORMULA_NAME DLCround-PT-11a-LTLFireability-05
FORMULA_NAME DLCround-PT-11a-LTLFireability-06
FORMULA_NAME DLCround-PT-11a-LTLFireability-07
FORMULA_NAME DLCround-PT-11a-LTLFireability-08
FORMULA_NAME DLCround-PT-11a-LTLFireability-09
FORMULA_NAME DLCround-PT-11a-LTLFireability-10
FORMULA_NAME DLCround-PT-11a-LTLFireability-11
FORMULA_NAME DLCround-PT-11a-LTLFireability-12
FORMULA_NAME DLCround-PT-11a-LTLFireability-13
FORMULA_NAME DLCround-PT-11a-LTLFireability-14
FORMULA_NAME DLCround-PT-11a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717092705970
FORMULA DLCround-PT-11a-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717093376440
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 57 (type CNST) for 54 DLCround-PT-11a-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 57 (type CNST) for DLCround-PT-11a-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 29 DLCround-PT-11a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for DLCround-PT-11a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7340
[[35mlola[0m][I] fired transitions : 40652
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 47 DLCround-PT-11a-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for DLCround-PT-11a-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 11 DLCround-PT-11a-LTLFireability-01
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for DLCround-PT-11a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 DLCround-PT-11a-LTLFireability-00
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for DLCround-PT-11a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 18:11:48] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 DLCround-PT-11a-LTLFireability-04
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for DLCround-PT-11a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 47 DLCround-PT-11a-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCround-PT-11a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 DLCround-PT-11a-LTLFireability-02
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for DLCround-PT-11a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DLCround-PT-11a-LTLFireability-06
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DLCround-PT-11a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-11a-LTLFireability-10
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DLCround-PT-11a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-11a-LTLFireability-11
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-11a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 54 DLCround-PT-11a-LTLFireability-14
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 61 DLCround-PT-11a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DLCround-PT-11a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DLCround-PT-11a-LTLFireability-05
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for DLCround-PT-11a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 DLCround-PT-11a-LTLFireability-03
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for DLCround-PT-11a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 61 DLCround-PT-11a-LTLFireability-15
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for DLCround-PT-11a-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DLCround-PT-11a-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-11a-LTLFireability-12
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for DLCround-PT-11a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-11a-LTLFireability-09
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for DLCround-PT-11a-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-11a-LTLFireability-08
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DLCround-PT-11a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-11a-LTLFireability-07
[[35mlola[0m][I] time limit : 3598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for DLCround-PT-11a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 3/3598 1/2000 DLCround-PT-11a-LTLFireability-07 60496 m, 12099 m/sec, 2440223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 8/3598 2/2000 DLCround-PT-11a-LTLFireability-07 181713 m, 24243 m/sec, 7315604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 13/3598 2/2000 DLCround-PT-11a-LTLFireability-07 307500 m, 25157 m/sec, 12292352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 18/3598 3/2000 DLCround-PT-11a-LTLFireability-07 442148 m, 26929 m/sec, 17104395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 23/3598 4/2000 DLCround-PT-11a-LTLFireability-07 571503 m, 25871 m/sec, 21715916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 28/3598 5/2000 DLCround-PT-11a-LTLFireability-07 703308 m, 26361 m/sec, 26361034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 33/3598 6/2000 DLCround-PT-11a-LTLFireability-07 834910 m, 26320 m/sec, 31016657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 38/3598 7/2000 DLCround-PT-11a-LTLFireability-07 969230 m, 26864 m/sec, 35765316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 43/3598 8/2000 DLCround-PT-11a-LTLFireability-07 1100266 m, 26207 m/sec, 40468705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 48/3598 8/2000 DLCround-PT-11a-LTLFireability-07 1228922 m, 25731 m/sec, 45147509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 53/3598 9/2000 DLCround-PT-11a-LTLFireability-07 1360679 m, 26351 m/sec, 49914282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 58/3598 10/2000 DLCround-PT-11a-LTLFireability-07 1487035 m, 25271 m/sec, 54496862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 63/3598 11/2000 DLCround-PT-11a-LTLFireability-07 1614183 m, 25429 m/sec, 59021821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 68/3598 12/2000 DLCround-PT-11a-LTLFireability-07 1737351 m, 24633 m/sec, 63427338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 73/3598 13/2000 DLCround-PT-11a-LTLFireability-07 1858624 m, 24254 m/sec, 67736690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 78/3598 13/2000 DLCround-PT-11a-LTLFireability-07 1976614 m, 23598 m/sec, 71989527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 83/3598 14/2000 DLCround-PT-11a-LTLFireability-07 2100574 m, 24792 m/sec, 76419150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 88/3598 15/2000 DLCround-PT-11a-LTLFireability-07 2226521 m, 25189 m/sec, 80880971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 93/3598 16/2000 DLCround-PT-11a-LTLFireability-07 2356457 m, 25987 m/sec, 85547889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 98/3598 17/2000 DLCround-PT-11a-LTLFireability-07 2479341 m, 24576 m/sec, 89932590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 103/3598 17/2000 DLCround-PT-11a-LTLFireability-07 2606022 m, 25336 m/sec, 94527609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 108/3598 18/2000 DLCround-PT-11a-LTLFireability-07 2728799 m, 24555 m/sec, 98983049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 113/3598 19/2000 DLCround-PT-11a-LTLFireability-07 2852616 m, 24763 m/sec, 103421746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 118/3598 20/2000 DLCround-PT-11a-LTLFireability-07 2979676 m, 25412 m/sec, 108010371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 123/3598 21/2000 DLCround-PT-11a-LTLFireability-07 3112841 m, 26633 m/sec, 112785779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 128/3598 21/2000 DLCround-PT-11a-LTLFireability-07 3232673 m, 23966 m/sec, 117208792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 133/3598 22/2000 DLCround-PT-11a-LTLFireability-07 3355923 m, 24650 m/sec, 121601698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 138/3598 23/2000 DLCround-PT-11a-LTLFireability-07 3478274 m, 24470 m/sec, 125967736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 143/3598 24/2000 DLCround-PT-11a-LTLFireability-07 3595984 m, 23542 m/sec, 130205315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 148/3598 25/2000 DLCround-PT-11a-LTLFireability-07 3721876 m, 25178 m/sec, 134432159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 153/3598 25/2000 DLCround-PT-11a-LTLFireability-07 3843450 m, 24314 m/sec, 138828257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 158/3598 26/2000 DLCround-PT-11a-LTLFireability-07 3964626 m, 24235 m/sec, 143167930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 163/3598 27/2000 DLCround-PT-11a-LTLFireability-07 4084196 m, 23914 m/sec, 147615648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 168/3598 28/2000 DLCround-PT-11a-LTLFireability-07 4206521 m, 24465 m/sec, 152114734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 173/3598 29/2000 DLCround-PT-11a-LTLFireability-07 4323087 m, 23313 m/sec, 156419658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 178/3598 29/2000 DLCround-PT-11a-LTLFireability-07 4446898 m, 24762 m/sec, 160935090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 183/3598 30/2000 DLCround-PT-11a-LTLFireability-07 4572465 m, 25113 m/sec, 165513193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 188/3598 31/2000 DLCround-PT-11a-LTLFireability-07 4690401 m, 23587 m/sec, 169764694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 193/3598 32/2000 DLCround-PT-11a-LTLFireability-07 4817174 m, 25354 m/sec, 174310274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 198/3598 33/2000 DLCround-PT-11a-LTLFireability-07 4937656 m, 24096 m/sec, 178780842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 203/3598 33/2000 DLCround-PT-11a-LTLFireability-07 5058610 m, 24190 m/sec, 183159802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 208/3598 34/2000 DLCround-PT-11a-LTLFireability-07 5180805 m, 24439 m/sec, 187566867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 213/3598 35/2000 DLCround-PT-11a-LTLFireability-07 5298462 m, 23531 m/sec, 191918492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 218/3598 36/2000 DLCround-PT-11a-LTLFireability-07 5417774 m, 23862 m/sec, 196266451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 223/3598 36/2000 DLCround-PT-11a-LTLFireability-07 5536181 m, 23681 m/sec, 200572374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 228/3598 37/2000 DLCround-PT-11a-LTLFireability-07 5656965 m, 24156 m/sec, 205095662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 233/3598 38/2000 DLCround-PT-11a-LTLFireability-07 5774948 m, 23596 m/sec, 209395731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 238/3598 39/2000 DLCround-PT-11a-LTLFireability-07 5894070 m, 23824 m/sec, 213694670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 243/3598 40/2000 DLCround-PT-11a-LTLFireability-07 6010560 m, 23298 m/sec, 217996943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 248/3598 40/2000 DLCround-PT-11a-LTLFireability-07 6131925 m, 24273 m/sec, 222511129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 253/3598 41/2000 DLCround-PT-11a-LTLFireability-07 6246119 m, 22838 m/sec, 226627580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 258/3598 42/2000 DLCround-PT-11a-LTLFireability-07 6366301 m, 24036 m/sec, 231129798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 263/3598 43/2000 DLCround-PT-11a-LTLFireability-07 6483837 m, 23507 m/sec, 235367517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 268/3598 43/2000 DLCround-PT-11a-LTLFireability-07 6605107 m, 24254 m/sec, 239831101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 273/3598 44/2000 DLCround-PT-11a-LTLFireability-07 6726350 m, 24248 m/sec, 244253714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 278/3598 45/2000 DLCround-PT-11a-LTLFireability-07 6847348 m, 24199 m/sec, 248648662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 283/3598 46/2000 DLCround-PT-11a-LTLFireability-07 6975816 m, 25693 m/sec, 253327212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 288/3598 47/2000 DLCround-PT-11a-LTLFireability-07 7098162 m, 24469 m/sec, 257827460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 293/3598 47/2000 DLCround-PT-11a-LTLFireability-07 7220156 m, 24398 m/sec, 262262792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 298/3598 48/2000 DLCround-PT-11a-LTLFireability-07 7338391 m, 23647 m/sec, 266673291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 303/3598 49/2000 DLCround-PT-11a-LTLFireability-07 7460370 m, 24395 m/sec, 271081354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 308/3598 50/2000 DLCround-PT-11a-LTLFireability-07 7577086 m, 23343 m/sec, 275410068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 313/3598 50/2000 DLCround-PT-11a-LTLFireability-07 7694099 m, 23402 m/sec, 279779855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 318/3598 51/2000 DLCround-PT-11a-LTLFireability-07 7811741 m, 23528 m/sec, 284107607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 323/3598 52/2000 DLCround-PT-11a-LTLFireability-07 7935161 m, 24684 m/sec, 288603244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 328/3598 53/2000 DLCround-PT-11a-LTLFireability-07 8057600 m, 24487 m/sec, 293105693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 333/3598 54/2000 DLCround-PT-11a-LTLFireability-07 8175196 m, 23519 m/sec, 297445720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 338/3598 54/2000 DLCround-PT-11a-LTLFireability-07 8289480 m, 22856 m/sec, 301710237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 343/3598 55/2000 DLCround-PT-11a-LTLFireability-07 8408064 m, 23716 m/sec, 306085687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 348/3598 56/2000 DLCround-PT-11a-LTLFireability-07 8519095 m, 22206 m/sec, 310114368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 353/3598 57/2000 DLCround-PT-11a-LTLFireability-07 8635717 m, 23324 m/sec, 314337868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 358/3598 57/2000 DLCround-PT-11a-LTLFireability-07 8759542 m, 24765 m/sec, 318882246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 363/3598 58/2000 DLCround-PT-11a-LTLFireability-07 8877504 m, 23592 m/sec, 323127832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 368/3598 59/2000 DLCround-PT-11a-LTLFireability-07 8993121 m, 23123 m/sec, 327337575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 373/3598 60/2000 DLCround-PT-11a-LTLFireability-07 9110267 m, 23429 m/sec, 331720737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 378/3598 60/2000 DLCround-PT-11a-LTLFireability-07 9228345 m, 23615 m/sec, 336089685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 383/3598 61/2000 DLCround-PT-11a-LTLFireability-07 9346915 m, 23714 m/sec, 340454045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 388/3598 62/2000 DLCround-PT-11a-LTLFireability-07 9459987 m, 22614 m/sec, 344691147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 393/3598 63/2000 DLCround-PT-11a-LTLFireability-07 9577915 m, 23585 m/sec, 349114056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 398/3598 63/2000 DLCround-PT-11a-LTLFireability-07 9682068 m, 20830 m/sec, 352959667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 403/3598 64/2000 DLCround-PT-11a-LTLFireability-07 9797397 m, 23065 m/sec, 357226353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 408/3598 65/2000 DLCround-PT-11a-LTLFireability-07 9911003 m, 22721 m/sec, 361408080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 413/3598 66/2000 DLCround-PT-11a-LTLFireability-07 10025076 m, 22814 m/sec, 365905403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 418/3598 66/2000 DLCround-PT-11a-LTLFireability-07 10140687 m, 23122 m/sec, 370539126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 423/3598 67/2000 DLCround-PT-11a-LTLFireability-07 10244945 m, 20851 m/sec, 374826931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 428/3598 68/2000 DLCround-PT-11a-LTLFireability-07 10346701 m, 20351 m/sec, 379040357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 433/3598 68/2000 DLCround-PT-11a-LTLFireability-07 10464769 m, 23613 m/sec, 383688854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 438/3598 69/2000 DLCround-PT-11a-LTLFireability-07 10569714 m, 20989 m/sec, 388135702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 443/3598 70/2000 DLCround-PT-11a-LTLFireability-07 10692497 m, 24556 m/sec, 392897191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 448/3598 71/2000 DLCround-PT-11a-LTLFireability-07 10805519 m, 22604 m/sec, 397419594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 453/3598 71/2000 DLCround-PT-11a-LTLFireability-07 10914462 m, 21788 m/sec, 401847315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 458/3598 72/2000 DLCround-PT-11a-LTLFireability-07 11023438 m, 21795 m/sec, 406242426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 463/3598 73/2000 DLCround-PT-11a-LTLFireability-07 11138109 m, 22934 m/sec, 410837074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 468/3598 73/2000 DLCround-PT-11a-LTLFireability-07 11249425 m, 22263 m/sec, 415395719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 473/3598 74/2000 DLCround-PT-11a-LTLFireability-07 11360603 m, 22235 m/sec, 419979085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 478/3598 75/2000 DLCround-PT-11a-LTLFireability-07 11468981 m, 21675 m/sec, 424532046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 483/3598 76/2000 DLCround-PT-11a-LTLFireability-07 11584965 m, 23196 m/sec, 429282500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 488/3598 76/2000 DLCround-PT-11a-LTLFireability-07 11696030 m, 22213 m/sec, 433821536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 493/3598 77/2000 DLCround-PT-11a-LTLFireability-07 11809379 m, 22669 m/sec, 438356779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 498/3598 78/2000 DLCround-PT-11a-LTLFireability-07 11911839 m, 20492 m/sec, 442643983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 503/3598 79/2000 DLCround-PT-11a-LTLFireability-07 12024727 m, 22577 m/sec, 447175822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 508/3598 79/2000 DLCround-PT-11a-LTLFireability-07 12135740 m, 22202 m/sec, 451685547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 513/3598 80/2000 DLCround-PT-11a-LTLFireability-07 12250237 m, 22899 m/sec, 456215831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 518/3598 81/2000 DLCround-PT-11a-LTLFireability-07 12355714 m, 21095 m/sec, 460692354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 523/3598 81/2000 DLCround-PT-11a-LTLFireability-07 12462301 m, 21317 m/sec, 465199346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 528/3598 82/2000 DLCround-PT-11a-LTLFireability-07 12571462 m, 21832 m/sec, 469693478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 533/3598 83/2000 DLCround-PT-11a-LTLFireability-07 12681928 m, 22093 m/sec, 474341893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 538/3598 83/2000 DLCround-PT-11a-LTLFireability-07 12787664 m, 21147 m/sec, 478753868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 543/3598 84/2000 DLCround-PT-11a-LTLFireability-07 12901882 m, 22843 m/sec, 483393999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 548/3598 85/2000 DLCround-PT-11a-LTLFireability-07 13011654 m, 21954 m/sec, 487907291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 553/3598 86/2000 DLCround-PT-11a-LTLFireability-07 13128063 m, 23281 m/sec, 492505551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 558/3598 86/2000 DLCround-PT-11a-LTLFireability-07 13236728 m, 21733 m/sec, 497028610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 563/3598 87/2000 DLCround-PT-11a-LTLFireability-07 13345514 m, 21757 m/sec, 501441570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 568/3598 88/2000 DLCround-PT-11a-LTLFireability-07 13456180 m, 22133 m/sec, 505725998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 573/3598 88/2000 DLCround-PT-11a-LTLFireability-07 13561797 m, 21123 m/sec, 510008512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 578/3598 89/2000 DLCround-PT-11a-LTLFireability-07 13669473 m, 21535 m/sec, 514487497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 583/3598 90/2000 DLCround-PT-11a-LTLFireability-07 13778718 m, 21849 m/sec, 518989418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 588/3598 91/2000 DLCround-PT-11a-LTLFireability-07 13885867 m, 21429 m/sec, 523361737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 593/3598 91/2000 DLCround-PT-11a-LTLFireability-07 13994949 m, 21816 m/sec, 527934944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 598/3598 92/2000 DLCround-PT-11a-LTLFireability-07 14103388 m, 21687 m/sec, 532237579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 603/3598 93/2000 DLCround-PT-11a-LTLFireability-07 14213089 m, 21940 m/sec, 536737803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 608/3598 93/2000 DLCround-PT-11a-LTLFireability-07 14325443 m, 22470 m/sec, 541204954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 613/3598 94/2000 DLCround-PT-11a-LTLFireability-07 14425340 m, 19979 m/sec, 545375060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 618/3598 95/2000 DLCround-PT-11a-LTLFireability-07 14526969 m, 20325 m/sec, 549525312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 623/3598 95/2000 DLCround-PT-11a-LTLFireability-07 14628687 m, 20343 m/sec, 553735005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 628/3598 96/2000 DLCround-PT-11a-LTLFireability-07 14733931 m, 21048 m/sec, 558100656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 633/3598 97/2000 DLCround-PT-11a-LTLFireability-07 14837173 m, 20648 m/sec, 562452965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 638/3598 97/2000 DLCround-PT-11a-LTLFireability-07 14945468 m, 21659 m/sec, 566945364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 643/3598 98/2000 DLCround-PT-11a-LTLFireability-07 15063847 m, 23675 m/sec, 571841687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 648/3598 99/2000 DLCround-PT-11a-LTLFireability-07 15177124 m, 22655 m/sec, 576525565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 653/3598 100/2000 DLCround-PT-11a-LTLFireability-07 15281627 m, 20900 m/sec, 580884320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 658/3598 100/2000 DLCround-PT-11a-LTLFireability-07 15395202 m, 22715 m/sec, 585587675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 663/3598 101/2000 DLCround-PT-11a-LTLFireability-07 15496276 m, 20214 m/sec, 589773187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-11a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700244"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11a.tgz
mv DLCround-PT-11a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;