About the Execution of LoLA for DLCround-PT-11a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.376 | 390850.00 | 381632.00 | 1940.50 | T?FFT??FFTFF?F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276700243.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-11a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276700243
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 17:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 13 17:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 16:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 116K Apr 13 16:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 762K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11a-LTLCardinality-00
FORMULA_NAME DLCround-PT-11a-LTLCardinality-01
FORMULA_NAME DLCround-PT-11a-LTLCardinality-02
FORMULA_NAME DLCround-PT-11a-LTLCardinality-03
FORMULA_NAME DLCround-PT-11a-LTLCardinality-04
FORMULA_NAME DLCround-PT-11a-LTLCardinality-05
FORMULA_NAME DLCround-PT-11a-LTLCardinality-06
FORMULA_NAME DLCround-PT-11a-LTLCardinality-07
FORMULA_NAME DLCround-PT-11a-LTLCardinality-08
FORMULA_NAME DLCround-PT-11a-LTLCardinality-09
FORMULA_NAME DLCround-PT-11a-LTLCardinality-10
FORMULA_NAME DLCround-PT-11a-LTLCardinality-11
FORMULA_NAME DLCround-PT-11a-LTLCardinality-12
FORMULA_NAME DLCround-PT-11a-LTLCardinality-13
FORMULA_NAME DLCround-PT-11a-LTLCardinality-14
FORMULA_NAME DLCround-PT-11a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717092675938
FORMULA DLCround-PT-11a-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717093066788
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 0 DLCround-PT-11a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/FNDP) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/EQUN) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 55 (type FNDP) for DLCround-PT-11a-LTLCardinality-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for DLCround-PT-11a-LTLCardinality-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/FNDP) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/FNDP) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/EQUN) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type FNDP) for DLCround-PT-11a-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for DLCround-PT-11a-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/EQUN) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/FNDP) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/EQUN) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 DLCround-PT-11a-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 DLCround-PT-11a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for DLCround-PT-11a-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for DLCround-PT-11a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 12 DLCround-PT-11a-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 89
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 3 DLCround-PT-11a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for DLCround-PT-11a-LTLCardinality-00 stopped (result already fixed).
[[35mlola[0m][I] planning for DLCround-PT-11a-LTLCardinality-04 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 DLCround-PT-11a-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for DLCround-PT-11a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 DLCround-PT-11a-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 24 DLCround-PT-11a-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for DLCround-PT-11a-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 43 DLCround-PT-11a-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 49 DLCround-PT-11a-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 DLCround-PT-11a-LTLCardinality-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for DLCround-PT-11a-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCround-PT-11a-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 9 DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for DLCround-PT-11a-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for DLCround-PT-11a-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 6 DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for DLCround-PT-11a-LTLCardinality-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for DLCround-PT-11a-LTLCardinality-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for DLCround-PT-11a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for DLCround-PT-11a-LTLCardinality-02
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-30 18:11:18] [status_logger] string pointer is null
[[35mlola[0m][I] planning for DLCround-PT-11a-LTLCardinality-15 stopped (result already fixed).
[[35mlola[0m][I] planning for DLCround-PT-11a-LTLCardinality-13 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11a-LTLCardinality-01
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCround-PT-11a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-11a-LTLCardinality-05
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DLCround-PT-11a-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-11a-LTLCardinality-06
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DLCround-PT-11a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 149
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-11a-LTLCardinality-14
[[35mlola[0m][I] time limit : 1798 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 4/1798 2/2000 DLCround-PT-11a-LTLCardinality-14 185390 m, 37078 m/sec, 2905886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 9/1798 3/2000 DLCround-PT-11a-LTLCardinality-14 389922 m, 40906 m/sec, 6214700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 14/1798 4/2000 DLCround-PT-11a-LTLCardinality-14 589556 m, 39926 m/sec, 9470645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 19/1798 6/2000 DLCround-PT-11a-LTLCardinality-14 777950 m, 37678 m/sec, 12818549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 24/1798 7/2000 DLCround-PT-11a-LTLCardinality-14 964726 m, 37355 m/sec, 16124612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 29/1798 8/2000 DLCround-PT-11a-LTLCardinality-14 1152288 m, 37512 m/sec, 19237195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 34/1798 9/2000 DLCround-PT-11a-LTLCardinality-14 1344758 m, 38494 m/sec, 22402835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 39/1798 10/2000 DLCround-PT-11a-LTLCardinality-14 1527516 m, 36551 m/sec, 25667637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 44/1798 12/2000 DLCround-PT-11a-LTLCardinality-14 1698101 m, 34117 m/sec, 28819246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 49/1798 13/2000 DLCround-PT-11a-LTLCardinality-14 1875578 m, 35495 m/sec, 32110586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 54/1798 14/2000 DLCround-PT-11a-LTLCardinality-14 2069213 m, 38727 m/sec, 35394098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 59/1798 15/2000 DLCround-PT-11a-LTLCardinality-14 2256349 m, 37427 m/sec, 38692376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 64/1798 16/2000 DLCround-PT-11a-LTLCardinality-14 2451022 m, 38934 m/sec, 41968526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 69/1798 18/2000 DLCround-PT-11a-LTLCardinality-14 2627629 m, 35321 m/sec, 45261496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 74/1798 19/2000 DLCround-PT-11a-LTLCardinality-14 2805654 m, 35605 m/sec, 48510385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 79/1798 20/2000 DLCround-PT-11a-LTLCardinality-14 2982749 m, 35419 m/sec, 51736102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 84/1798 21/2000 DLCround-PT-11a-LTLCardinality-14 3165556 m, 36561 m/sec, 55052492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 89/1798 22/2000 DLCround-PT-11a-LTLCardinality-14 3356718 m, 38232 m/sec, 58224896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 94/1798 23/2000 DLCround-PT-11a-LTLCardinality-14 3529062 m, 34468 m/sec, 61492363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 99/1798 24/2000 DLCround-PT-11a-LTLCardinality-14 3701320 m, 34451 m/sec, 64771229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 104/1798 26/2000 DLCround-PT-11a-LTLCardinality-14 3876793 m, 35094 m/sec, 68063430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 109/1798 27/2000 DLCround-PT-11a-LTLCardinality-14 4053494 m, 35340 m/sec, 71376214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 114/1798 28/2000 DLCround-PT-11a-LTLCardinality-14 4244413 m, 38183 m/sec, 74895248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 119/1798 29/2000 DLCround-PT-11a-LTLCardinality-14 4434718 m, 38061 m/sec, 78343975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 124/1798 30/2000 DLCround-PT-11a-LTLCardinality-14 4627927 m, 38641 m/sec, 81689545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 129/1798 32/2000 DLCround-PT-11a-LTLCardinality-14 4819262 m, 38267 m/sec, 85049610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 134/1798 33/2000 DLCround-PT-11a-LTLCardinality-14 5005981 m, 37343 m/sec, 88384395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 139/1798 34/2000 DLCround-PT-11a-LTLCardinality-14 5201117 m, 39027 m/sec, 91812274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 144/1798 35/2000 DLCround-PT-11a-LTLCardinality-14 5400036 m, 39783 m/sec, 95153924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 149/1798 37/2000 DLCround-PT-11a-LTLCardinality-14 5595298 m, 39052 m/sec, 98485317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 154/1798 38/2000 DLCround-PT-11a-LTLCardinality-14 5783273 m, 37595 m/sec, 101744824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 159/1798 39/2000 DLCround-PT-11a-LTLCardinality-14 5972204 m, 37786 m/sec, 105056811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 164/1798 40/2000 DLCround-PT-11a-LTLCardinality-14 6175596 m, 40678 m/sec, 108309929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 169/1798 42/2000 DLCround-PT-11a-LTLCardinality-14 6380435 m, 40967 m/sec, 111523519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 174/1798 43/2000 DLCround-PT-11a-LTLCardinality-14 6579159 m, 39744 m/sec, 114735697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 179/1798 44/2000 DLCround-PT-11a-LTLCardinality-14 6772216 m, 38611 m/sec, 117963604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 184/1798 46/2000 DLCround-PT-11a-LTLCardinality-14 6975093 m, 40575 m/sec, 121104493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 189/1798 47/2000 DLCround-PT-11a-LTLCardinality-14 7172619 m, 39505 m/sec, 124276852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 194/1798 48/2000 DLCround-PT-11a-LTLCardinality-14 7366116 m, 38699 m/sec, 127410762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 199/1798 50/2000 DLCround-PT-11a-LTLCardinality-14 7580547 m, 42886 m/sec, 130512354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 204/1798 51/2000 DLCround-PT-11a-LTLCardinality-14 7774356 m, 38761 m/sec, 133643703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 209/1798 52/2000 DLCround-PT-11a-LTLCardinality-14 7972428 m, 39614 m/sec, 136875479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 214/1798 53/2000 DLCround-PT-11a-LTLCardinality-14 8162407 m, 37995 m/sec, 140029089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 219/1798 55/2000 DLCround-PT-11a-LTLCardinality-14 8355881 m, 38694 m/sec, 143100414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 224/1798 56/2000 DLCround-PT-11a-LTLCardinality-14 8544892 m, 37802 m/sec, 146211492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 229/1798 57/2000 DLCround-PT-11a-LTLCardinality-14 8736379 m, 38297 m/sec, 149340973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 234/1798 58/2000 DLCround-PT-11a-LTLCardinality-14 8950596 m, 42843 m/sec, 152524858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 239/1798 60/2000 DLCround-PT-11a-LTLCardinality-14 9186417 m, 47164 m/sec, 155539710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 244/1798 61/2000 DLCround-PT-11a-LTLCardinality-14 9413162 m, 45349 m/sec, 158736758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 249/1798 63/2000 DLCround-PT-11a-LTLCardinality-14 9623639 m, 42095 m/sec, 161953650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 254/1798 64/2000 DLCround-PT-11a-LTLCardinality-14 9828014 m, 40875 m/sec, 165170059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 259/1798 65/2000 DLCround-PT-11a-LTLCardinality-14 10017142 m, 37825 m/sec, 168375120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 264/1798 67/2000 DLCround-PT-11a-LTLCardinality-14 10216703 m, 39912 m/sec, 171621385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 269/1798 68/2000 DLCround-PT-11a-LTLCardinality-14 10412557 m, 39170 m/sec, 174775594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 274/1798 69/2000 DLCround-PT-11a-LTLCardinality-14 10613138 m, 40116 m/sec, 177923597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 279/1798 71/2000 DLCround-PT-11a-LTLCardinality-14 10813124 m, 39997 m/sec, 181050121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 284/1798 72/2000 DLCround-PT-11a-LTLCardinality-14 11006221 m, 38619 m/sec, 184201164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 289/1798 73/2000 DLCround-PT-11a-LTLCardinality-14 11236568 m, 46069 m/sec, 187274942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 294/1798 75/2000 DLCround-PT-11a-LTLCardinality-14 11445202 m, 41726 m/sec, 190443101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 299/1798 76/2000 DLCround-PT-11a-LTLCardinality-14 11641399 m, 39239 m/sec, 193551350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 304/1798 77/2000 DLCround-PT-11a-LTLCardinality-14 11839866 m, 39693 m/sec, 196683206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 309/1798 79/2000 DLCround-PT-11a-LTLCardinality-14 12045386 m, 41104 m/sec, 199671170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 314/1798 80/2000 DLCround-PT-11a-LTLCardinality-14 12251999 m, 41322 m/sec, 202623789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 319/1798 81/2000 DLCround-PT-11a-LTLCardinality-14 12472009 m, 44002 m/sec, 205623140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 324/1798 83/2000 DLCround-PT-11a-LTLCardinality-14 12687349 m, 43068 m/sec, 208596768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 329/1798 84/2000 DLCround-PT-11a-LTLCardinality-14 12903572 m, 43244 m/sec, 211538895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 334/1798 86/2000 DLCround-PT-11a-LTLCardinality-14 13125883 m, 44462 m/sec, 214504565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 339/1798 87/2000 DLCround-PT-11a-LTLCardinality-14 13350969 m, 45017 m/sec, 217470760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 344/1798 88/2000 DLCround-PT-11a-LTLCardinality-14 13563223 m, 42450 m/sec, 220408080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 349/1798 90/2000 DLCround-PT-11a-LTLCardinality-14 13780405 m, 43436 m/sec, 223409250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 354/1798 91/2000 DLCround-PT-11a-LTLCardinality-14 13991315 m, 42182 m/sec, 226342391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 359/1798 92/2000 DLCround-PT-11a-LTLCardinality-14 14196321 m, 41001 m/sec, 229331693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 364/1798 94/2000 DLCround-PT-11a-LTLCardinality-14 14407440 m, 42223 m/sec, 232315823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 369/1798 95/2000 DLCround-PT-11a-LTLCardinality-14 14615564 m, 41624 m/sec, 234989126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-02: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-03: AG false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-11a-LTLCardinality-13: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-11a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-11a-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 375/1798 95/2000 DLCround-PT-11a-LTLCardinality-14 14647494 m, 6386 m/sec, 235470677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-11a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276700243"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11a.tgz
mv DLCround-PT-11a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;