About the Execution of LoLA for DLCround-PT-10b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.228 | 1496669.00 | 1511856.00 | 5275.00 | ?TF??FF??F?TF??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600236.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-10b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600236
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K May 19 18:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Apr 13 12:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 13 12:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 13 12:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 13 12:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10b-LTLFireability-00
FORMULA_NAME DLCround-PT-10b-LTLFireability-01
FORMULA_NAME DLCround-PT-10b-LTLFireability-02
FORMULA_NAME DLCround-PT-10b-LTLFireability-03
FORMULA_NAME DLCround-PT-10b-LTLFireability-04
FORMULA_NAME DLCround-PT-10b-LTLFireability-05
FORMULA_NAME DLCround-PT-10b-LTLFireability-06
FORMULA_NAME DLCround-PT-10b-LTLFireability-07
FORMULA_NAME DLCround-PT-10b-LTLFireability-08
FORMULA_NAME DLCround-PT-10b-LTLFireability-09
FORMULA_NAME DLCround-PT-10b-LTLFireability-10
FORMULA_NAME DLCround-PT-10b-LTLFireability-11
FORMULA_NAME DLCround-PT-10b-LTLFireability-12
FORMULA_NAME DLCround-PT-10b-LTLFireability-13
FORMULA_NAME DLCround-PT-10b-LTLFireability-14
FORMULA_NAME DLCround-PT-10b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717089808996
FORMULA DLCround-PT-10b-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717091305665
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-09: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-10b-LTLFireability-11
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 44 DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 44 DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 3 DLCround-PT-10b-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-10b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 44 DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for DLCround-PT-10b-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for DLCround-PT-10b-LTLFireability-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 3 DLCround-PT-10b-LTLFireability-01
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for DLCround-PT-10b-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DLCround-PT-10b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for DLCround-PT-10b-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-10b-LTLFireability-02
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 26 DLCround-PT-10b-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 26 DLCround-PT-10b-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 35 DLCround-PT-10b-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCround-PT-10b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 852
[[35mlola[0m][I] fired transitions : 1349
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 15 DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for DLCround-PT-10b-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for DLCround-PT-10b-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 15 DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 15 DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DLCround-PT-10b-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 79 (type FNDP) for DLCround-PT-10b-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for DLCround-PT-10b-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 35 DLCround-PT-10b-LTLFireability-09
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for DLCround-PT-10b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 199
[[35mlola[0m][I] fired transitions : 199
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for DLCround-PT-10b-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-10b-LTLFireability-07
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for DLCround-PT-10b-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 1/398 1/2000 DLCround-PT-10b-LTLFireability-07 2200 m, 440 m/sec, 3137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for DLCround-PT-10b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for DLCround-PT-10b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DLCround-PT-10b-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7455
[[35mlola[0m][I] fired transitions : 10878
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 DLCround-PT-10b-LTLFireability-15
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for DLCround-PT-10b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 114
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DLCround-PT-10b-LTLFireability-14
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for DLCround-PT-10b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 114
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 DLCround-PT-10b-LTLFireability-13
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DLCround-PT-10b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 164
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-10b-LTLFireability-10
[[35mlola[0m][I] time limit : 716 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 3/716 2/2000 DLCround-PT-10b-LTLFireability-10 96438 m, 19287 m/sec, 120505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 8/716 5/2000 DLCround-PT-10b-LTLFireability-10 306906 m, 42093 m/sec, 398410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 13/716 8/2000 DLCround-PT-10b-LTLFireability-10 528445 m, 44307 m/sec, 673887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 18/716 11/2000 DLCround-PT-10b-LTLFireability-10 743226 m, 42956 m/sec, 951701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 23/716 13/2000 DLCround-PT-10b-LTLFireability-10 954376 m, 42230 m/sec, 1224516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 28/716 16/2000 DLCround-PT-10b-LTLFireability-10 1163845 m, 41893 m/sec, 1493975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 33/716 18/2000 DLCround-PT-10b-LTLFireability-10 1372831 m, 41797 m/sec, 1765872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 38/716 21/2000 DLCround-PT-10b-LTLFireability-10 1584064 m, 42246 m/sec, 2037729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 43/716 24/2000 DLCround-PT-10b-LTLFireability-10 1784312 m, 40049 m/sec, 2314475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 48/716 26/2000 DLCround-PT-10b-LTLFireability-10 1986576 m, 40452 m/sec, 2589503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 53/716 29/2000 DLCround-PT-10b-LTLFireability-10 2190129 m, 40710 m/sec, 2860991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 58/716 31/2000 DLCround-PT-10b-LTLFireability-10 2400279 m, 42030 m/sec, 3131497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 63/716 34/2000 DLCround-PT-10b-LTLFireability-10 2612653 m, 42474 m/sec, 3401728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 68/716 37/2000 DLCround-PT-10b-LTLFireability-10 2825193 m, 42508 m/sec, 3669881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 73/716 39/2000 DLCround-PT-10b-LTLFireability-10 3032394 m, 41440 m/sec, 3938106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 78/716 42/2000 DLCround-PT-10b-LTLFireability-10 3240673 m, 41655 m/sec, 4204461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 83/716 44/2000 DLCround-PT-10b-LTLFireability-10 3448021 m, 41469 m/sec, 4468393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 88/716 46/2000 DLCround-PT-10b-LTLFireability-10 3653699 m, 41135 m/sec, 4733235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 93/716 48/2000 DLCround-PT-10b-LTLFireability-10 3857255 m, 40711 m/sec, 5000773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 98/716 51/2000 DLCround-PT-10b-LTLFireability-10 4063053 m, 41159 m/sec, 5267424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 103/716 53/2000 DLCround-PT-10b-LTLFireability-10 4262513 m, 39892 m/sec, 5534020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 108/716 55/2000 DLCround-PT-10b-LTLFireability-10 4466353 m, 40768 m/sec, 5797865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 113/716 57/2000 DLCround-PT-10b-LTLFireability-10 4670080 m, 40745 m/sec, 6053180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 118/716 59/2000 DLCround-PT-10b-LTLFireability-10 4870275 m, 40039 m/sec, 6313841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 123/716 61/2000 DLCround-PT-10b-LTLFireability-10 5074775 m, 40900 m/sec, 6577020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 128/716 63/2000 DLCround-PT-10b-LTLFireability-10 5271856 m, 39416 m/sec, 6838812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 133/716 65/2000 DLCround-PT-10b-LTLFireability-10 5470098 m, 39648 m/sec, 7100525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 138/716 67/2000 DLCround-PT-10b-LTLFireability-10 5666357 m, 39251 m/sec, 7364014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 143/716 69/2000 DLCround-PT-10b-LTLFireability-10 5864341 m, 39596 m/sec, 7624108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 148/716 71/2000 DLCround-PT-10b-LTLFireability-10 6062304 m, 39592 m/sec, 7877996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 153/716 73/2000 DLCround-PT-10b-LTLFireability-10 6259758 m, 39490 m/sec, 8133067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 158/716 75/2000 DLCround-PT-10b-LTLFireability-10 6455988 m, 39246 m/sec, 8387913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 163/716 76/2000 DLCround-PT-10b-LTLFireability-10 6653743 m, 39551 m/sec, 8639571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 168/716 78/2000 DLCround-PT-10b-LTLFireability-10 6851184 m, 39488 m/sec, 8893784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 173/716 79/2000 DLCround-PT-10b-LTLFireability-10 7047777 m, 39318 m/sec, 9150669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 178/716 81/2000 DLCround-PT-10b-LTLFireability-10 7245716 m, 39587 m/sec, 9408872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 183/716 83/2000 DLCround-PT-10b-LTLFireability-10 7441651 m, 39187 m/sec, 9669355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 188/716 84/2000 DLCround-PT-10b-LTLFireability-10 7641234 m, 39916 m/sec, 9930605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 193/716 86/2000 DLCround-PT-10b-LTLFireability-10 7839611 m, 39675 m/sec, 10179246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 198/716 88/2000 DLCround-PT-10b-LTLFireability-10 8034803 m, 39038 m/sec, 10432207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 203/716 89/2000 DLCround-PT-10b-LTLFireability-10 8234473 m, 39934 m/sec, 10689429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 208/716 91/2000 DLCround-PT-10b-LTLFireability-10 8428102 m, 38725 m/sec, 10943034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 213/716 92/2000 DLCround-PT-10b-LTLFireability-10 8621489 m, 38677 m/sec, 11200254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 218/716 94/2000 DLCround-PT-10b-LTLFireability-10 8815646 m, 38831 m/sec, 11458509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 223/716 95/2000 DLCround-PT-10b-LTLFireability-10 9008399 m, 38550 m/sec, 11717732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 228/716 97/2000 DLCround-PT-10b-LTLFireability-10 9201767 m, 38673 m/sec, 11975656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 233/716 99/2000 DLCround-PT-10b-LTLFireability-10 9398071 m, 39260 m/sec, 12233957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 238/716 101/2000 DLCround-PT-10b-LTLFireability-10 9596012 m, 39588 m/sec, 12494129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 243/716 103/2000 DLCround-PT-10b-LTLFireability-10 9790778 m, 38953 m/sec, 12751374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 248/716 105/2000 DLCround-PT-10b-LTLFireability-10 9986160 m, 39076 m/sec, 13011675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 253/716 107/2000 DLCround-PT-10b-LTLFireability-10 10183503 m, 39468 m/sec, 13272012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 258/716 109/2000 DLCround-PT-10b-LTLFireability-10 10384445 m, 40188 m/sec, 13534449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 263/716 111/2000 DLCround-PT-10b-LTLFireability-10 10580639 m, 39238 m/sec, 13792546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 268/716 113/2000 DLCround-PT-10b-LTLFireability-10 10770024 m, 37877 m/sec, 14042983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 273/716 115/2000 DLCround-PT-10b-LTLFireability-10 10958243 m, 37643 m/sec, 14295747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 278/716 117/2000 DLCround-PT-10b-LTLFireability-10 11152746 m, 38900 m/sec, 14552871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 283/716 120/2000 DLCround-PT-10b-LTLFireability-10 11356202 m, 40691 m/sec, 14815015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 288/716 121/2000 DLCround-PT-10b-LTLFireability-10 11545780 m, 37915 m/sec, 15068547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 293/716 123/2000 DLCround-PT-10b-LTLFireability-10 11734289 m, 37701 m/sec, 15321238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 298/716 125/2000 DLCround-PT-10b-LTLFireability-10 11923444 m, 37831 m/sec, 15574297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 303/716 127/2000 DLCround-PT-10b-LTLFireability-10 12111140 m, 37539 m/sec, 15827245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 308/716 129/2000 DLCround-PT-10b-LTLFireability-10 12298682 m, 37508 m/sec, 16078127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 313/716 131/2000 DLCround-PT-10b-LTLFireability-10 12486536 m, 37570 m/sec, 16318126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 318/716 132/2000 DLCround-PT-10b-LTLFireability-10 12672223 m, 37137 m/sec, 16557138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 323/716 134/2000 DLCround-PT-10b-LTLFireability-10 12855527 m, 36660 m/sec, 16797399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 328/716 135/2000 DLCround-PT-10b-LTLFireability-10 13038967 m, 36688 m/sec, 17037938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 333/716 137/2000 DLCround-PT-10b-LTLFireability-10 13226393 m, 37485 m/sec, 17283564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 338/716 138/2000 DLCround-PT-10b-LTLFireability-10 13413842 m, 37489 m/sec, 17529331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 343/716 140/2000 DLCround-PT-10b-LTLFireability-10 13599066 m, 37044 m/sec, 17775543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 348/716 142/2000 DLCround-PT-10b-LTLFireability-10 13786676 m, 37522 m/sec, 18012311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 353/716 143/2000 DLCround-PT-10b-LTLFireability-10 13974176 m, 37500 m/sec, 18252282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 358/716 144/2000 DLCround-PT-10b-LTLFireability-10 14161488 m, 37462 m/sec, 18495407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 363/716 146/2000 DLCround-PT-10b-LTLFireability-10 14353171 m, 38336 m/sec, 18741363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 368/716 147/2000 DLCround-PT-10b-LTLFireability-10 14536186 m, 36603 m/sec, 18983450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 373/716 149/2000 DLCround-PT-10b-LTLFireability-10 14728243 m, 38411 m/sec, 19231384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 378/716 151/2000 DLCround-PT-10b-LTLFireability-10 14911917 m, 36734 m/sec, 19475408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 383/716 152/2000 DLCround-PT-10b-LTLFireability-10 15099002 m, 37417 m/sec, 19721424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 388/716 154/2000 DLCround-PT-10b-LTLFireability-10 15274228 m, 35045 m/sec, 19955577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 393/716 155/2000 DLCround-PT-10b-LTLFireability-10 15459940 m, 37142 m/sec, 20201107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 398/716 157/2000 DLCround-PT-10b-LTLFireability-10 15643414 m, 36694 m/sec, 20448767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 403/716 159/2000 DLCround-PT-10b-LTLFireability-10 15826316 m, 36580 m/sec, 20695537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 408/716 160/2000 DLCround-PT-10b-LTLFireability-10 16011721 m, 37081 m/sec, 20935079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 413/716 162/2000 DLCround-PT-10b-LTLFireability-10 16195429 m, 36741 m/sec, 21170947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 418/716 163/2000 DLCround-PT-10b-LTLFireability-10 16377392 m, 36392 m/sec, 21409508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 423/716 164/2000 DLCround-PT-10b-LTLFireability-10 16558227 m, 36167 m/sec, 21644881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 428/716 166/2000 DLCround-PT-10b-LTLFireability-10 16740743 m, 36503 m/sec, 21886421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 433/716 167/2000 DLCround-PT-10b-LTLFireability-10 16925715 m, 36994 m/sec, 22128430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 438/716 169/2000 DLCround-PT-10b-LTLFireability-10 17109252 m, 36707 m/sec, 22370792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 443/716 170/2000 DLCround-PT-10b-LTLFireability-10 17293937 m, 36937 m/sec, 22615598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 448/716 172/2000 DLCround-PT-10b-LTLFireability-10 17479340 m, 37080 m/sec, 22865542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 453/716 174/2000 DLCround-PT-10b-LTLFireability-10 17667445 m, 37621 m/sec, 23111848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 458/716 175/2000 DLCround-PT-10b-LTLFireability-10 17852443 m, 36999 m/sec, 23351622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 463/716 177/2000 DLCround-PT-10b-LTLFireability-10 18038272 m, 37165 m/sec, 23586463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 468/716 178/2000 DLCround-PT-10b-LTLFireability-10 18221520 m, 36649 m/sec, 23825434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 473/716 179/2000 DLCround-PT-10b-LTLFireability-10 18402080 m, 36112 m/sec, 24063614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 478/716 181/2000 DLCround-PT-10b-LTLFireability-10 18588236 m, 37231 m/sec, 24305236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 483/716 182/2000 DLCround-PT-10b-LTLFireability-10 18770637 m, 36480 m/sec, 24546206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 488/716 184/2000 DLCround-PT-10b-LTLFireability-10 18956866 m, 37245 m/sec, 24782523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 493/716 185/2000 DLCround-PT-10b-LTLFireability-10 19140657 m, 36758 m/sec, 25018410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 498/716 187/2000 DLCround-PT-10b-LTLFireability-10 19323734 m, 36615 m/sec, 25255037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 503/716 188/2000 DLCround-PT-10b-LTLFireability-10 19507597 m, 36772 m/sec, 25496356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 508/716 190/2000 DLCround-PT-10b-LTLFireability-10 19694197 m, 37320 m/sec, 25738411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 513/716 191/2000 DLCround-PT-10b-LTLFireability-10 19875662 m, 36293 m/sec, 25980242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 518/716 192/2000 DLCround-PT-10b-LTLFireability-10 20062256 m, 37318 m/sec, 26224995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 523/716 194/2000 DLCround-PT-10b-LTLFireability-10 20248912 m, 37331 m/sec, 26458762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 528/716 195/2000 DLCround-PT-10b-LTLFireability-10 20432051 m, 36627 m/sec, 26694912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 533/716 197/2000 DLCround-PT-10b-LTLFireability-10 20618020 m, 37193 m/sec, 26934868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 538/716 198/2000 DLCround-PT-10b-LTLFireability-10 20804442 m, 37284 m/sec, 27177290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 543/716 199/2000 DLCround-PT-10b-LTLFireability-10 20983630 m, 35837 m/sec, 27415925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 548/716 201/2000 DLCround-PT-10b-LTLFireability-10 21165878 m, 36449 m/sec, 27657832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 553/716 202/2000 DLCround-PT-10b-LTLFireability-10 21346062 m, 36036 m/sec, 27899917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 558/716 204/2000 DLCround-PT-10b-LTLFireability-10 21529625 m, 36712 m/sec, 28143049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 563/716 205/2000 DLCround-PT-10b-LTLFireability-10 21712220 m, 36519 m/sec, 28386145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 568/716 207/2000 DLCround-PT-10b-LTLFireability-10 21894652 m, 36486 m/sec, 28631209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 573/716 208/2000 DLCround-PT-10b-LTLFireability-10 22082541 m, 37577 m/sec, 28875781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 578/716 210/2000 DLCround-PT-10b-LTLFireability-10 22265364 m, 36564 m/sec, 29119506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 583/716 212/2000 DLCround-PT-10b-LTLFireability-10 22448972 m, 36721 m/sec, 29366671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 588/716 214/2000 DLCround-PT-10b-LTLFireability-10 22634668 m, 37139 m/sec, 29614580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 593/716 215/2000 DLCround-PT-10b-LTLFireability-10 22814779 m, 36022 m/sec, 29861613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 598/716 217/2000 DLCround-PT-10b-LTLFireability-10 22999718 m, 36987 m/sec, 30108170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 603/716 219/2000 DLCround-PT-10b-LTLFireability-10 23186416 m, 37339 m/sec, 30350560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 608/716 220/2000 DLCround-PT-10b-LTLFireability-10 23368450 m, 36406 m/sec, 30594670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 613/716 222/2000 DLCround-PT-10b-LTLFireability-10 23554429 m, 37195 m/sec, 30839999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 618/716 223/2000 DLCround-PT-10b-LTLFireability-10 23740992 m, 37312 m/sec, 31086439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 623/716 225/2000 DLCround-PT-10b-LTLFireability-10 23929341 m, 37669 m/sec, 31335706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 628/716 227/2000 DLCround-PT-10b-LTLFireability-10 24126776 m, 39487 m/sec, 31590125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 633/716 229/2000 DLCround-PT-10b-LTLFireability-10 24308118 m, 36268 m/sec, 31838881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 638/716 231/2000 DLCround-PT-10b-LTLFireability-10 24492119 m, 36800 m/sec, 32084898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 643/716 232/2000 DLCround-PT-10b-LTLFireability-10 24669345 m, 35445 m/sec, 32325666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 648/716 234/2000 DLCround-PT-10b-LTLFireability-10 24861764 m, 38483 m/sec, 32579640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 653/716 236/2000 DLCround-PT-10b-LTLFireability-10 25056503 m, 38947 m/sec, 32834112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 658/716 238/2000 DLCround-PT-10b-LTLFireability-10 25237713 m, 36242 m/sec, 33079813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 663/716 240/2000 DLCround-PT-10b-LTLFireability-10 25418769 m, 36211 m/sec, 33328537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 668/716 242/2000 DLCround-PT-10b-LTLFireability-10 25602236 m, 36693 m/sec, 33577632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 673/716 244/2000 DLCround-PT-10b-LTLFireability-10 25790262 m, 37605 m/sec, 33815389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 678/716 245/2000 DLCround-PT-10b-LTLFireability-10 25974798 m, 36907 m/sec, 34052897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 683/716 247/2000 DLCround-PT-10b-LTLFireability-10 26158697 m, 36779 m/sec, 34292112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 688/716 249/2000 DLCround-PT-10b-LTLFireability-10 26340520 m, 36364 m/sec, 34534387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 693/716 250/2000 DLCround-PT-10b-LTLFireability-10 26524145 m, 36725 m/sec, 34776001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 698/716 252/2000 DLCround-PT-10b-LTLFireability-10 26708771 m, 36925 m/sec, 35017795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 703/716 254/2000 DLCround-PT-10b-LTLFireability-10 26895619 m, 37369 m/sec, 35264783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 708/716 256/2000 DLCround-PT-10b-LTLFireability-10 27076533 m, 36182 m/sec, 35509466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 713/716 258/2000 DLCround-PT-10b-LTLFireability-10 27259327 m, 36558 m/sec, 35759616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for DLCround-PT-10b-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-10b-LTLFireability-08
[[35mlola[0m][I] time limit : 715 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-10b-LTLFireability-10
[[35mlola[0m][I] time limit : 2863 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DLCround-PT-10b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 114
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/715 3/5 DLCround-PT-10b-LTLFireability-10 200081 m, -5411849 m/sec, 257678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for DLCround-PT-10b-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-10b-LTLFireability-00
[[35mlola[0m][I] time limit : 951 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/951 3/2000 DLCround-PT-10b-LTLFireability-00 195767 m, 39153 m/sec, 252300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/951 6/2000 DLCround-PT-10b-LTLFireability-00 398437 m, 40534 m/sec, 512319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/951 9/2000 DLCround-PT-10b-LTLFireability-00 612877 m, 42888 m/sec, 782628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/951 12/2000 DLCround-PT-10b-LTLFireability-00 816390 m, 40702 m/sec, 1048984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/951 14/2000 DLCround-PT-10b-LTLFireability-00 1023816 m, 41485 m/sec, 1311179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/951 17/2000 DLCround-PT-10b-LTLFireability-00 1226286 m, 40494 m/sec, 1575343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/951 19/2000 DLCround-PT-10b-LTLFireability-00 1432266 m, 41196 m/sec, 1841114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/951 22/2000 DLCround-PT-10b-LTLFireability-00 1637445 m, 41035 m/sec, 2106516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/951 24/2000 DLCround-PT-10b-LTLFireability-00 1826372 m, 37785 m/sec, 2377941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/951 27/2000 DLCround-PT-10b-LTLFireability-00 2024794 m, 39684 m/sec, 2640545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/951 29/2000 DLCround-PT-10b-LTLFireability-00 2223136 m, 39668 m/sec, 2903135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/951 32/2000 DLCround-PT-10b-LTLFireability-00 2427588 m, 40890 m/sec, 3165997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/951 34/2000 DLCround-PT-10b-LTLFireability-00 2632922 m, 41066 m/sec, 3428578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/951 37/2000 DLCround-PT-10b-LTLFireability-00 2838851 m, 41185 m/sec, 3687864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/951 40/2000 DLCround-PT-10b-LTLFireability-00 3040629 m, 40355 m/sec, 3948821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/951 42/2000 DLCround-PT-10b-LTLFireability-00 3244592 m, 40792 m/sec, 4209399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/951 44/2000 DLCround-PT-10b-LTLFireability-00 3447280 m, 40537 m/sec, 4467449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/951 46/2000 DLCround-PT-10b-LTLFireability-00 3648190 m, 40182 m/sec, 4726202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/951 48/2000 DLCround-PT-10b-LTLFireability-00 3847747 m, 39911 m/sec, 4987395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/951 50/2000 DLCround-PT-10b-LTLFireability-00 4048094 m, 40069 m/sec, 5247747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/951 53/2000 DLCround-PT-10b-LTLFireability-00 4244715 m, 39324 m/sec, 5509522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/951 55/2000 DLCround-PT-10b-LTLFireability-00 4444470 m, 39951 m/sec, 5770502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/951 57/2000 DLCround-PT-10b-LTLFireability-00 4644475 m, 40001 m/sec, 6021178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/951 59/2000 DLCround-PT-10b-LTLFireability-00 4841344 m, 39373 m/sec, 6276889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/951 61/2000 DLCround-PT-10b-LTLFireability-00 5041586 m, 40048 m/sec, 6534569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/951 63/2000 DLCround-PT-10b-LTLFireability-00 5237435 m, 39169 m/sec, 6791342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/951 65/2000 DLCround-PT-10b-LTLFireability-00 5431202 m, 38753 m/sec, 7048694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/951 67/2000 DLCround-PT-10b-LTLFireability-00 5624845 m, 38728 m/sec, 7307350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/951 69/2000 DLCround-PT-10b-LTLFireability-00 5816675 m, 38366 m/sec, 7564467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/951 71/2000 DLCround-PT-10b-LTLFireability-00 6012666 m, 39198 m/sec, 7812001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/951 72/2000 DLCround-PT-10b-LTLFireability-00 6204636 m, 38394 m/sec, 8061867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/951 74/2000 DLCround-PT-10b-LTLFireability-00 6395228 m, 38118 m/sec, 8312207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/951 76/2000 DLCround-PT-10b-LTLFireability-00 6590341 m, 39022 m/sec, 8557446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/951 77/2000 DLCround-PT-10b-LTLFireability-00 6782941 m, 38520 m/sec, 8806801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/951 79/2000 DLCround-PT-10b-LTLFireability-00 6975888 m, 38589 m/sec, 9056318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/951 80/2000 DLCround-PT-10b-LTLFireability-00 7169477 m, 38717 m/sec, 9309773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/951 82/2000 DLCround-PT-10b-LTLFireability-00 7363063 m, 38717 m/sec, 9564920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/951 84/2000 DLCround-PT-10b-LTLFireability-00 7554625 m, 38312 m/sec, 9818719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/951 85/2000 DLCround-PT-10b-LTLFireability-00 7751953 m, 39465 m/sec, 10068845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/951 87/2000 DLCround-PT-10b-LTLFireability-00 7944296 m, 38468 m/sec, 10313437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/951 88/2000 DLCround-PT-10b-LTLFireability-00 8138216 m, 38784 m/sec, 10563841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/951 90/2000 DLCround-PT-10b-LTLFireability-00 8332529 m, 38862 m/sec, 10815933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/951 91/2000 DLCround-PT-10b-LTLFireability-00 8519873 m, 37468 m/sec, 11066136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/951 93/2000 DLCround-PT-10b-LTLFireability-00 8711721 m, 38369 m/sec, 11319707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/951 95/2000 DLCround-PT-10b-LTLFireability-00 8901445 m, 37944 m/sec, 11574346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/951 96/2000 DLCround-PT-10b-LTLFireability-00 9091386 m, 37988 m/sec, 11827602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/951 98/2000 DLCround-PT-10b-LTLFireability-00 9281502 m, 38023 m/sec, 12080089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/951 100/2000 DLCround-PT-10b-LTLFireability-00 9473310 m, 38361 m/sec, 12333716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/951 102/2000 DLCround-PT-10b-LTLFireability-00 9667435 m, 38825 m/sec, 12586622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/951 104/2000 DLCround-PT-10b-LTLFireability-00 9856754 m, 37863 m/sec, 12840689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/951 106/2000 DLCround-PT-10b-LTLFireability-00 10049996 m, 38648 m/sec, 13095769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/951 108/2000 DLCround-PT-10b-LTLFireability-00 10246872 m, 39375 m/sec, 13351457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/951 110/2000 DLCround-PT-10b-LTLFireability-00 10442924 m, 39210 m/sec, 13608422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/951 112/2000 DLCround-PT-10b-LTLFireability-00 10631066 m, 37628 m/sec, 13858356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/951 113/2000 DLCround-PT-10b-LTLFireability-00 10820466 m, 37880 m/sec, 14110322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/951 115/2000 DLCround-PT-10b-LTLFireability-00 11011418 m, 38190 m/sec, 14364383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/951 118/2000 DLCround-PT-10b-LTLFireability-00 11206611 m, 39038 m/sec, 14622523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/951 120/2000 DLCround-PT-10b-LTLFireability-00 11406713 m, 40020 m/sec, 14880848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/951 122/2000 DLCround-PT-10b-LTLFireability-00 11594770 m, 37611 m/sec, 15134073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/951 124/2000 DLCround-PT-10b-LTLFireability-00 11783782 m, 37802 m/sec, 15387127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/951 126/2000 DLCround-PT-10b-LTLFireability-00 11971515 m, 37546 m/sec, 15639984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/951 128/2000 DLCround-PT-10b-LTLFireability-00 12160221 m, 37741 m/sec, 15894097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/951 130/2000 DLCround-PT-10b-LTLFireability-00 12349040 m, 37763 m/sec, 16145172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/951 131/2000 DLCround-PT-10b-LTLFireability-00 12536710 m, 37534 m/sec, 16382185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/951 133/2000 DLCround-PT-10b-LTLFireability-00 12722994 m, 37256 m/sec, 16624373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/951 134/2000 DLCround-PT-10b-LTLFireability-00 12907292 m, 36859 m/sec, 16865225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/951 136/2000 DLCround-PT-10b-LTLFireability-00 13091211 m, 36783 m/sec, 17106939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/951 137/2000 DLCround-PT-10b-LTLFireability-00 13279662 m, 37690 m/sec, 17353580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/951 139/2000 DLCround-PT-10b-LTLFireability-00 13467321 m, 37531 m/sec, 17600882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/951 141/2000 DLCround-PT-10b-LTLFireability-00 13653902 m, 37316 m/sec, 17843663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/951 142/2000 DLCround-PT-10b-LTLFireability-00 13841226 m, 37464 m/sec, 18081592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/951 143/2000 DLCround-PT-10b-LTLFireability-00 14029064 m, 37567 m/sec, 18322663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/951 145/2000 DLCround-PT-10b-LTLFireability-00 14214627 m, 37112 m/sec, 18564167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/951 146/2000 DLCround-PT-10b-LTLFireability-00 14404146 m, 37903 m/sec, 18808730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/951 148/2000 DLCround-PT-10b-LTLFireability-00 14589097 m, 36990 m/sec, 19052038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/951 149/2000 DLCround-PT-10b-LTLFireability-00 14779603 m, 38101 m/sec, 19299964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/951 151/2000 DLCround-PT-10b-LTLFireability-00 14964495 m, 36978 m/sec, 19544724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/951 153/2000 DLCround-PT-10b-LTLFireability-00 15152577 m, 37616 m/sec, 19791289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/951 154/2000 DLCround-PT-10b-LTLFireability-00 15337149 m, 36914 m/sec, 20038160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/951 156/2000 DLCround-PT-10b-LTLFireability-00 15520383 m, 36646 m/sec, 20282826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/951 158/2000 DLCround-PT-10b-LTLFireability-00 15705626 m, 37048 m/sec, 20531855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/951 159/2000 DLCround-PT-10b-LTLFireability-00 15887790 m, 36432 m/sec, 20778467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/951 161/2000 DLCround-PT-10b-LTLFireability-00 16072377 m, 36917 m/sec, 21012134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/951 162/2000 DLCround-PT-10b-LTLFireability-00 16255528 m, 36630 m/sec, 21249049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/951 163/2000 DLCround-PT-10b-LTLFireability-00 16436654 m, 36225 m/sec, 21486402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/951 165/2000 DLCround-PT-10b-LTLFireability-00 16618907 m, 36450 m/sec, 21725245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/951 166/2000 DLCround-PT-10b-LTLFireability-00 16804020 m, 37022 m/sec, 21968500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/951 168/2000 DLCround-PT-10b-LTLFireability-00 16990132 m, 37222 m/sec, 22213135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/951 169/2000 DLCround-PT-10b-LTLFireability-00 17174119 m, 36797 m/sec, 22456979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/951 171/2000 DLCround-PT-10b-LTLFireability-00 17359495 m, 37075 m/sec, 22706456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/951 173/2000 DLCround-PT-10b-LTLFireability-00 17547552 m, 37611 m/sec, 22953674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/951 174/2000 DLCround-PT-10b-LTLFireability-00 17733238 m, 37137 m/sec, 23199223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 465/951 176/2000 DLCround-PT-10b-LTLFireability-00 17917559 m, 36864 m/sec, 23433570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 470/951 177/2000 DLCround-PT-10b-LTLFireability-00 18100232 m, 36534 m/sec, 23666124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 475/951 178/2000 DLCround-PT-10b-LTLFireability-00 18282631 m, 36479 m/sec, 23904211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 480/951 180/2000 DLCround-PT-10b-LTLFireability-00 18465357 m, 36545 m/sec, 24144373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 485/951 181/2000 DLCround-PT-10b-LTLFireability-00 18652611 m, 37450 m/sec, 24390918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 490/951 183/2000 DLCround-PT-10b-LTLFireability-00 18840344 m, 37546 m/sec, 24636242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 495/951 184/2000 DLCround-PT-10b-LTLFireability-00 19029027 m, 37736 m/sec, 24874099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 500/951 186/2000 DLCround-PT-10b-LTLFireability-00 19215918 m, 37378 m/sec, 25116126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 505/951 187/2000 DLCround-PT-10b-LTLFireability-00 19402997 m, 37415 m/sec, 25358261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 510/951 189/2000 DLCround-PT-10b-LTLFireability-00 19590704 m, 37541 m/sec, 25604329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 515/951 190/2000 DLCround-PT-10b-LTLFireability-00 19779878 m, 37834 m/sec, 25853308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 520/951 192/2000 DLCround-PT-10b-LTLFireability-00 19963920 m, 36808 m/sec, 26098542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 525/951 193/2000 DLCround-PT-10b-LTLFireability-00 20158327 m, 38881 m/sec, 26345083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 530/951 195/2000 DLCround-PT-10b-LTLFireability-00 20347535 m, 37841 m/sec, 26584586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 535/951 196/2000 DLCround-PT-10b-LTLFireability-00 20535994 m, 37691 m/sec, 26828919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 540/951 197/2000 DLCround-PT-10b-LTLFireability-00 20728393 m, 38479 m/sec, 27076530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 545/951 199/2000 DLCround-PT-10b-LTLFireability-00 20910934 m, 36508 m/sec, 27320578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 550/951 200/2000 DLCround-PT-10b-LTLFireability-00 21096972 m, 37207 m/sec, 27565636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 555/951 202/2000 DLCround-PT-10b-LTLFireability-00 21281599 m, 36925 m/sec, 27812868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 560/951 203/2000 DLCround-PT-10b-LTLFireability-00 21467174 m, 37115 m/sec, 28061158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 565/951 205/2000 DLCround-PT-10b-LTLFireability-00 21654030 m, 37371 m/sec, 28309813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 570/951 206/2000 DLCround-PT-10b-LTLFireability-00 21842118 m, 37617 m/sec, 28560473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 575/951 208/2000 DLCround-PT-10b-LTLFireability-00 22033821 m, 38340 m/sec, 28811110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 580/951 210/2000 DLCround-PT-10b-LTLFireability-00 22221176 m, 37471 m/sec, 29060360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 585/951 211/2000 DLCround-PT-10b-LTLFireability-00 22410000 m, 37764 m/sec, 29313867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 590/951 213/2000 DLCround-PT-10b-LTLFireability-00 22598403 m, 37680 m/sec, 29568270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 595/951 215/2000 DLCround-PT-10b-LTLFireability-00 22784551 m, 37229 m/sec, 29820356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 600/951 217/2000 DLCround-PT-10b-LTLFireability-00 22973542 m, 37798 m/sec, 30073696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 605/951 218/2000 DLCround-PT-10b-LTLFireability-00 23164704 m, 38232 m/sec, 30321577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 610/951 220/2000 DLCround-PT-10b-LTLFireability-00 23350604 m, 37180 m/sec, 30570938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 615/951 222/2000 DLCround-PT-10b-LTLFireability-00 23539536 m, 37786 m/sec, 30820671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 620/951 223/2000 DLCround-PT-10b-LTLFireability-00 23730142 m, 38121 m/sec, 31072146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 625/951 225/2000 DLCround-PT-10b-LTLFireability-00 23920966 m, 38164 m/sec, 31325485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 630/951 227/2000 DLCround-PT-10b-LTLFireability-00 24122708 m, 40348 m/sec, 31584568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 635/951 229/2000 DLCround-PT-10b-LTLFireability-00 24307254 m, 36909 m/sec, 31837551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 640/951 231/2000 DLCround-PT-10b-LTLFireability-00 24495292 m, 37607 m/sec, 32089090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 645/951 232/2000 DLCround-PT-10b-LTLFireability-00 24680415 m, 37024 m/sec, 32341486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 650/951 234/2000 DLCround-PT-10b-LTLFireability-00 24878301 m, 39577 m/sec, 32600707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 655/951 236/2000 DLCround-PT-10b-LTLFireability-00 25074926 m, 39325 m/sec, 32858905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 660/951 238/2000 DLCround-PT-10b-LTLFireability-00 25260213 m, 37057 m/sec, 33111227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 665/951 240/2000 DLCround-PT-10b-LTLFireability-00 25445065 m, 36970 m/sec, 33364649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 670/951 242/2000 DLCround-PT-10b-LTLFireability-00 25634028 m, 37792 m/sec, 33619521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 675/951 244/2000 DLCround-PT-10b-LTLFireability-00 25825939 m, 38382 m/sec, 33860710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 680/951 246/2000 DLCround-PT-10b-LTLFireability-00 26014427 m, 37697 m/sec, 34104327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 685/951 248/2000 DLCround-PT-10b-LTLFireability-00 26203397 m, 37794 m/sec, 34350510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 690/951 249/2000 DLCround-PT-10b-LTLFireability-00 26387679 m, 36856 m/sec, 34597275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 695/951 251/2000 DLCround-PT-10b-LTLFireability-00 26576326 m, 37729 m/sec, 34844043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 700/951 253/2000 DLCround-PT-10b-LTLFireability-00 26765116 m, 37758 m/sec, 35092078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 705/951 255/2000 DLCround-PT-10b-LTLFireability-00 26954513 m, 37879 m/sec, 35344746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 710/951 257/2000 DLCround-PT-10b-LTLFireability-00 27137492 m, 36595 m/sec, 35594969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 715/951 259/2000 DLCround-PT-10b-LTLFireability-00 27325199 m, 37541 m/sec, 35848584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 720/951 261/2000 DLCround-PT-10b-LTLFireability-00 27513999 m, 37760 m/sec, 36101316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-01: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-12: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10b-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 744/951 263/2000 DLCround-PT-10b-LTLFireability-00 27684350 m, 34070 m/sec, 36331649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-10b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600236"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10b.tgz
mv DLCround-PT-10b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;