About the Execution of LoLA for DLCround-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16204.044 | 882771.00 | 892348.00 | 2518.80 | ???F???????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-10a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600228
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 16:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K Apr 13 16:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 16:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Apr 13 16:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 660K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-LTLFireability-00
FORMULA_NAME DLCround-PT-10a-LTLFireability-01
FORMULA_NAME DLCround-PT-10a-LTLFireability-02
FORMULA_NAME DLCround-PT-10a-LTLFireability-03
FORMULA_NAME DLCround-PT-10a-LTLFireability-04
FORMULA_NAME DLCround-PT-10a-LTLFireability-05
FORMULA_NAME DLCround-PT-10a-LTLFireability-06
FORMULA_NAME DLCround-PT-10a-LTLFireability-07
FORMULA_NAME DLCround-PT-10a-LTLFireability-08
FORMULA_NAME DLCround-PT-10a-LTLFireability-09
FORMULA_NAME DLCround-PT-10a-LTLFireability-10
FORMULA_NAME DLCround-PT-10a-LTLFireability-11
FORMULA_NAME DLCround-PT-10a-LTLFireability-12
FORMULA_NAME DLCround-PT-10a-LTLFireability-13
FORMULA_NAME DLCround-PT-10a-LTLFireability-14
FORMULA_NAME DLCround-PT-10a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717087971494
FORMULA DLCround-PT-10a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717088854265
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 3 DLCround-PT-10a-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for DLCround-PT-10a-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 16:52:51] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 19 DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DLCround-PT-10a-LTLFireability-03
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 19 DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 19 DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for DLCround-PT-10a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 19 DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 67 (type FNDP) for DLCround-PT-10a-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for DLCround-PT-10a-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-10a-LTLFireability-00
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCround-PT-10a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for DLCround-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-10a-LTLFireability-09
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for DLCround-PT-10a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 DLCround-PT-10a-LTLFireability-01
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for DLCround-PT-10a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 DLCround-PT-10a-LTLFireability-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for DLCround-PT-10a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 42 DLCround-PT-10a-LTLFireability-10
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCround-PT-10a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-10a-LTLFireability-08
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for DLCround-PT-10a-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-10a-LTLFireability-11
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCround-PT-10a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-10a-LTLFireability-07
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 3/449 1/2000 DLCround-PT-10a-LTLFireability-07 101158 m, 20231 m/sec, 3802908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 8/449 2/2000 DLCround-PT-10a-LTLFireability-07 233010 m, 26370 m/sec, 8949591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DLCround-PT-10a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 260284
[[35mlola[0m][I] fired transitions : 10017427
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 DLCround-PT-10a-LTLFireability-14
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DLCround-PT-10a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 64
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 DLCround-PT-10a-LTLFireability-12
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DLCround-PT-10a-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 26 DLCround-PT-10a-LTLFireability-06
[[35mlola[0m][I] time limit : 717 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCround-PT-10a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-10a-LTLFireability-04
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DLCround-PT-10a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DLCround-PT-10a-LTLFireability-02
[[35mlola[0m][I] time limit : 1196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 4/1196 1/2000 DLCround-PT-10a-LTLFireability-02 104376 m, 20875 m/sec, 3929033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 9/1196 2/2000 DLCround-PT-10a-LTLFireability-02 241994 m, 27523 m/sec, 9305703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 14/1196 3/2000 DLCround-PT-10a-LTLFireability-02 375539 m, 26709 m/sec, 14637531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 19/1196 4/2000 DLCround-PT-10a-LTLFireability-02 507024 m, 26297 m/sec, 19928573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 24/1196 5/2000 DLCround-PT-10a-LTLFireability-02 637886 m, 26172 m/sec, 25225801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 29/1196 5/2000 DLCround-PT-10a-LTLFireability-02 769282 m, 26279 m/sec, 30461561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 34/1196 6/2000 DLCround-PT-10a-LTLFireability-02 892351 m, 24613 m/sec, 35474810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 39/1196 7/2000 DLCround-PT-10a-LTLFireability-02 1023060 m, 26141 m/sec, 40740184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 44/1196 8/2000 DLCround-PT-10a-LTLFireability-02 1151129 m, 25613 m/sec, 45975854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 49/1196 9/2000 DLCround-PT-10a-LTLFireability-02 1277711 m, 25316 m/sec, 51172980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 54/1196 10/2000 DLCround-PT-10a-LTLFireability-02 1401634 m, 24784 m/sec, 56352898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 59/1196 10/2000 DLCround-PT-10a-LTLFireability-02 1527612 m, 25195 m/sec, 61541714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 64/1196 11/2000 DLCround-PT-10a-LTLFireability-02 1646285 m, 23734 m/sec, 66415896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 69/1196 12/2000 DLCround-PT-10a-LTLFireability-02 1767405 m, 24224 m/sec, 71413544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 74/1196 13/2000 DLCround-PT-10a-LTLFireability-02 1889120 m, 24343 m/sec, 76398745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 79/1196 13/2000 DLCround-PT-10a-LTLFireability-02 1999521 m, 22080 m/sec, 80996038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 84/1196 14/2000 DLCround-PT-10a-LTLFireability-02 2118723 m, 23840 m/sec, 85988754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 89/1196 15/2000 DLCround-PT-10a-LTLFireability-02 2238156 m, 23886 m/sec, 90950315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 94/1196 16/2000 DLCround-PT-10a-LTLFireability-02 2363237 m, 25016 m/sec, 96039726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 99/1196 17/2000 DLCround-PT-10a-LTLFireability-02 2482923 m, 23937 m/sec, 100985361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 104/1196 17/2000 DLCround-PT-10a-LTLFireability-02 2602823 m, 23980 m/sec, 106009976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 109/1196 18/2000 DLCround-PT-10a-LTLFireability-02 2725206 m, 24476 m/sec, 111085712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 114/1196 19/2000 DLCround-PT-10a-LTLFireability-02 2846644 m, 24287 m/sec, 116217181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 119/1196 20/2000 DLCround-PT-10a-LTLFireability-02 2969597 m, 24590 m/sec, 121309203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 124/1196 21/2000 DLCround-PT-10a-LTLFireability-02 3089765 m, 24033 m/sec, 126360831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 129/1196 21/2000 DLCround-PT-10a-LTLFireability-02 3214603 m, 24967 m/sec, 131417327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 134/1196 22/2000 DLCround-PT-10a-LTLFireability-02 3338273 m, 24734 m/sec, 136515467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 139/1196 23/2000 DLCround-PT-10a-LTLFireability-02 3459575 m, 24260 m/sec, 141587852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 144/1196 24/2000 DLCround-PT-10a-LTLFireability-02 3575807 m, 23246 m/sec, 146438053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 149/1196 24/2000 DLCround-PT-10a-LTLFireability-02 3694930 m, 23824 m/sec, 151475634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 154/1196 25/2000 DLCround-PT-10a-LTLFireability-02 3817594 m, 24532 m/sec, 156562617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 159/1196 26/2000 DLCround-PT-10a-LTLFireability-02 3936426 m, 23766 m/sec, 161539991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 164/1196 27/2000 DLCround-PT-10a-LTLFireability-02 4054129 m, 23540 m/sec, 166517490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 169/1196 28/2000 DLCround-PT-10a-LTLFireability-02 4172897 m, 23753 m/sec, 171586892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 174/1196 28/2000 DLCround-PT-10a-LTLFireability-02 4291488 m, 23718 m/sec, 176573244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 179/1196 29/2000 DLCround-PT-10a-LTLFireability-02 4416623 m, 25027 m/sec, 181708260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 184/1196 30/2000 DLCround-PT-10a-LTLFireability-02 4538019 m, 24279 m/sec, 186786083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 189/1196 31/2000 DLCround-PT-10a-LTLFireability-02 4655062 m, 23408 m/sec, 191650819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 194/1196 31/2000 DLCround-PT-10a-LTLFireability-02 4773644 m, 23716 m/sec, 196693120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 199/1196 32/2000 DLCround-PT-10a-LTLFireability-02 4895208 m, 24312 m/sec, 201723489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 204/1196 33/2000 DLCround-PT-10a-LTLFireability-02 5014968 m, 23952 m/sec, 206677905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 209/1196 34/2000 DLCround-PT-10a-LTLFireability-02 5130641 m, 23134 m/sec, 211550864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 214/1196 35/2000 DLCround-PT-10a-LTLFireability-02 5247939 m, 23459 m/sec, 216444073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 219/1196 35/2000 DLCround-PT-10a-LTLFireability-02 5364427 m, 23297 m/sec, 221259010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 224/1196 36/2000 DLCround-PT-10a-LTLFireability-02 5477356 m, 22585 m/sec, 226055670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 229/1196 37/2000 DLCround-PT-10a-LTLFireability-02 5595802 m, 23689 m/sec, 230951478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 234/1196 38/2000 DLCround-PT-10a-LTLFireability-02 5711184 m, 23076 m/sec, 235841338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 239/1196 38/2000 DLCround-PT-10a-LTLFireability-02 5829615 m, 23686 m/sec, 240823773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 244/1196 39/2000 DLCround-PT-10a-LTLFireability-02 5947852 m, 23647 m/sec, 245704543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 249/1196 40/2000 DLCround-PT-10a-LTLFireability-02 6070491 m, 24527 m/sec, 250762631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 254/1196 41/2000 DLCround-PT-10a-LTLFireability-02 6191706 m, 24243 m/sec, 255793933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 259/1196 41/2000 DLCround-PT-10a-LTLFireability-02 6311997 m, 24058 m/sec, 260842913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 264/1196 42/2000 DLCround-PT-10a-LTLFireability-02 6427829 m, 23166 m/sec, 265784863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 269/1196 43/2000 DLCround-PT-10a-LTLFireability-02 6546767 m, 23787 m/sec, 270861181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 274/1196 44/2000 DLCround-PT-10a-LTLFireability-02 6666559 m, 23958 m/sec, 275955047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 279/1196 45/2000 DLCround-PT-10a-LTLFireability-02 6785355 m, 23759 m/sec, 280989996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 284/1196 45/2000 DLCround-PT-10a-LTLFireability-02 6904756 m, 23880 m/sec, 286045748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 289/1196 46/2000 DLCround-PT-10a-LTLFireability-02 7027581 m, 24565 m/sec, 291168824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 294/1196 47/2000 DLCround-PT-10a-LTLFireability-02 7148169 m, 24117 m/sec, 296160975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 299/1196 48/2000 DLCround-PT-10a-LTLFireability-02 7266746 m, 23715 m/sec, 301202196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 304/1196 48/2000 DLCround-PT-10a-LTLFireability-02 7385101 m, 23671 m/sec, 306181840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 309/1196 49/2000 DLCround-PT-10a-LTLFireability-02 7503535 m, 23686 m/sec, 311194797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 314/1196 50/2000 DLCround-PT-10a-LTLFireability-02 7622674 m, 23827 m/sec, 316255859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 319/1196 51/2000 DLCround-PT-10a-LTLFireability-02 7740531 m, 23571 m/sec, 321215465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 324/1196 51/2000 DLCround-PT-10a-LTLFireability-02 7859084 m, 23710 m/sec, 326262596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 329/1196 52/2000 DLCround-PT-10a-LTLFireability-02 7978184 m, 23820 m/sec, 331317415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 334/1196 53/2000 DLCround-PT-10a-LTLFireability-02 8096393 m, 23641 m/sec, 336351623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 339/1196 54/2000 DLCround-PT-10a-LTLFireability-02 8215279 m, 23777 m/sec, 341410651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 344/1196 55/2000 DLCround-PT-10a-LTLFireability-02 8333588 m, 23661 m/sec, 346420873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 349/1196 55/2000 DLCround-PT-10a-LTLFireability-02 8452628 m, 23808 m/sec, 351451974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 354/1196 56/2000 DLCround-PT-10a-LTLFireability-02 8569549 m, 23384 m/sec, 356426604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 359/1196 57/2000 DLCround-PT-10a-LTLFireability-02 8685742 m, 23238 m/sec, 361373724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 364/1196 58/2000 DLCround-PT-10a-LTLFireability-02 8806460 m, 24143 m/sec, 366466546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 369/1196 58/2000 DLCround-PT-10a-LTLFireability-02 8923196 m, 23347 m/sec, 371451233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 374/1196 59/2000 DLCround-PT-10a-LTLFireability-02 9039040 m, 23168 m/sec, 376431314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 379/1196 60/2000 DLCround-PT-10a-LTLFireability-02 9157109 m, 23613 m/sec, 381415014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 384/1196 61/2000 DLCround-PT-10a-LTLFireability-02 9272784 m, 23135 m/sec, 386307726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 389/1196 61/2000 DLCround-PT-10a-LTLFireability-02 9389901 m, 23423 m/sec, 391294349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 394/1196 62/2000 DLCround-PT-10a-LTLFireability-02 9505079 m, 23035 m/sec, 396265466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 399/1196 63/2000 DLCround-PT-10a-LTLFireability-02 9623268 m, 23637 m/sec, 401253113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 404/1196 64/2000 DLCround-PT-10a-LTLFireability-02 9739664 m, 23279 m/sec, 406223554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 409/1196 64/2000 DLCround-PT-10a-LTLFireability-02 9856405 m, 23348 m/sec, 411148838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 414/1196 65/2000 DLCround-PT-10a-LTLFireability-02 9971466 m, 23012 m/sec, 416106315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 419/1196 66/2000 DLCround-PT-10a-LTLFireability-02 10087549 m, 23216 m/sec, 421051277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 424/1196 67/2000 DLCround-PT-10a-LTLFireability-02 10203928 m, 23275 m/sec, 425995853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 429/1196 67/2000 DLCround-PT-10a-LTLFireability-02 10317366 m, 22687 m/sec, 430875158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 434/1196 68/2000 DLCround-PT-10a-LTLFireability-02 10436496 m, 23826 m/sec, 435912734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 439/1196 69/2000 DLCround-PT-10a-LTLFireability-02 10551462 m, 22993 m/sec, 440855025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 444/1196 70/2000 DLCround-PT-10a-LTLFireability-02 10666838 m, 23075 m/sec, 445818709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 449/1196 70/2000 DLCround-PT-10a-LTLFireability-02 10785017 m, 23635 m/sec, 450819738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 454/1196 71/2000 DLCround-PT-10a-LTLFireability-02 10901255 m, 23247 m/sec, 455774911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 459/1196 72/2000 DLCround-PT-10a-LTLFireability-02 11013081 m, 22365 m/sec, 460702614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 464/1196 73/2000 DLCround-PT-10a-LTLFireability-02 11127364 m, 22856 m/sec, 465602691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 469/1196 73/2000 DLCround-PT-10a-LTLFireability-02 11243575 m, 23242 m/sec, 470601289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 474/1196 74/2000 DLCround-PT-10a-LTLFireability-02 11359910 m, 23267 m/sec, 475608296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 479/1196 75/2000 DLCround-PT-10a-LTLFireability-02 11474807 m, 22979 m/sec, 480462822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 484/1196 76/2000 DLCround-PT-10a-LTLFireability-02 11593603 m, 23759 m/sec, 485461410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 489/1196 76/2000 DLCround-PT-10a-LTLFireability-02 11709998 m, 23279 m/sec, 490465142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 494/1196 77/2000 DLCround-PT-10a-LTLFireability-02 11824467 m, 22893 m/sec, 495404193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 499/1196 78/2000 DLCround-PT-10a-LTLFireability-02 11939850 m, 23076 m/sec, 500306310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 504/1196 79/2000 DLCround-PT-10a-LTLFireability-02 12054097 m, 22849 m/sec, 505236519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 509/1196 79/2000 DLCround-PT-10a-LTLFireability-02 12172180 m, 23616 m/sec, 510257022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 514/1196 80/2000 DLCround-PT-10a-LTLFireability-02 12290287 m, 23621 m/sec, 515271616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 519/1196 81/2000 DLCround-PT-10a-LTLFireability-02 12405853 m, 23113 m/sec, 520188850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 524/1196 82/2000 DLCround-PT-10a-LTLFireability-02 12520828 m, 22995 m/sec, 525163947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 529/1196 82/2000 DLCround-PT-10a-LTLFireability-02 12635230 m, 22880 m/sec, 530153502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 534/1196 83/2000 DLCround-PT-10a-LTLFireability-02 12751230 m, 23200 m/sec, 535112572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 539/1196 84/2000 DLCround-PT-10a-LTLFireability-02 12864452 m, 22644 m/sec, 540032980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 544/1196 85/2000 DLCround-PT-10a-LTLFireability-02 12980111 m, 23131 m/sec, 544974517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 549/1196 85/2000 DLCround-PT-10a-LTLFireability-02 13094512 m, 22880 m/sec, 549892761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 554/1196 86/2000 DLCround-PT-10a-LTLFireability-02 13209589 m, 23015 m/sec, 554854971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 559/1196 87/2000 DLCround-PT-10a-LTLFireability-02 13324577 m, 22997 m/sec, 559724437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 564/1196 88/2000 DLCround-PT-10a-LTLFireability-02 13440175 m, 23119 m/sec, 564640247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 569/1196 88/2000 DLCround-PT-10a-LTLFireability-02 13557494 m, 23463 m/sec, 569614451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 574/1196 89/2000 DLCround-PT-10a-LTLFireability-02 13673462 m, 23193 m/sec, 574568529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 579/1196 90/2000 DLCround-PT-10a-LTLFireability-02 13788431 m, 22993 m/sec, 579538391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 584/1196 91/2000 DLCround-PT-10a-LTLFireability-02 13904242 m, 23162 m/sec, 584485201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 589/1196 91/2000 DLCround-PT-10a-LTLFireability-02 14020315 m, 23214 m/sec, 589462413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 594/1196 92/2000 DLCround-PT-10a-LTLFireability-02 14133765 m, 22690 m/sec, 594395304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 599/1196 93/2000 DLCround-PT-10a-LTLFireability-02 14248037 m, 22854 m/sec, 599339223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 604/1196 94/2000 DLCround-PT-10a-LTLFireability-02 14362347 m, 22862 m/sec, 604268960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 609/1196 94/2000 DLCround-PT-10a-LTLFireability-02 14475957 m, 22722 m/sec, 609238703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 614/1196 95/2000 DLCround-PT-10a-LTLFireability-02 14593002 m, 23409 m/sec, 614224148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 619/1196 96/2000 DLCround-PT-10a-LTLFireability-02 14706398 m, 22679 m/sec, 619116197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 624/1196 97/2000 DLCround-PT-10a-LTLFireability-02 14818013 m, 22323 m/sec, 624016854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 629/1196 97/2000 DLCround-PT-10a-LTLFireability-02 14934516 m, 23300 m/sec, 628963335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 634/1196 98/2000 DLCround-PT-10a-LTLFireability-02 15065746 m, 26246 m/sec, 634119523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 639/1196 99/2000 DLCround-PT-10a-LTLFireability-02 15197705 m, 26391 m/sec, 639310728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 644/1196 100/2000 DLCround-PT-10a-LTLFireability-02 15325750 m, 25609 m/sec, 644427044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 649/1196 101/2000 DLCround-PT-10a-LTLFireability-02 15455054 m, 25860 m/sec, 649533745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 654/1196 102/2000 DLCround-PT-10a-LTLFireability-02 15583230 m, 25635 m/sec, 654660378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 659/1196 102/2000 DLCround-PT-10a-LTLFireability-02 15708413 m, 25036 m/sec, 659737044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 664/1196 103/2000 DLCround-PT-10a-LTLFireability-02 15833907 m, 25098 m/sec, 664825708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 669/1196 104/2000 DLCround-PT-10a-LTLFireability-02 15958595 m, 24937 m/sec, 669891237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 674/1196 105/2000 DLCround-PT-10a-LTLFireability-02 16082119 m, 24704 m/sec, 674895985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 679/1196 106/2000 DLCround-PT-10a-LTLFireability-02 16204260 m, 24428 m/sec, 679914321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 684/1196 106/2000 DLCround-PT-10a-LTLFireability-02 16325589 m, 24265 m/sec, 684911786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 689/1196 107/2000 DLCround-PT-10a-LTLFireability-02 16446778 m, 24237 m/sec, 689867503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 694/1196 108/2000 DLCround-PT-10a-LTLFireability-02 16567530 m, 24150 m/sec, 694833838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 699/1196 109/2000 DLCround-PT-10a-LTLFireability-02 16685598 m, 23613 m/sec, 699722900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 704/1196 110/2000 DLCround-PT-10a-LTLFireability-02 16807890 m, 24458 m/sec, 704720728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 709/1196 110/2000 DLCround-PT-10a-LTLFireability-02 16928282 m, 24078 m/sec, 709698974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 714/1196 111/2000 DLCround-PT-10a-LTLFireability-02 17044907 m, 23325 m/sec, 714618186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 719/1196 112/2000 DLCround-PT-10a-LTLFireability-02 17165018 m, 24022 m/sec, 719572822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 724/1196 113/2000 DLCround-PT-10a-LTLFireability-02 17285749 m, 24146 m/sec, 724521286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 729/1196 113/2000 DLCround-PT-10a-LTLFireability-02 17402807 m, 23411 m/sec, 729432201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 734/1196 114/2000 DLCround-PT-10a-LTLFireability-02 17520162 m, 23471 m/sec, 734326175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 739/1196 115/2000 DLCround-PT-10a-LTLFireability-02 17638216 m, 23610 m/sec, 739270185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 744/1196 116/2000 DLCround-PT-10a-LTLFireability-02 17755728 m, 23502 m/sec, 744189619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 749/1196 116/2000 DLCround-PT-10a-LTLFireability-02 17871075 m, 23069 m/sec, 749084896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 754/1196 117/2000 DLCround-PT-10a-LTLFireability-02 17990242 m, 23833 m/sec, 754015202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 759/1196 118/2000 DLCround-PT-10a-LTLFireability-02 18108813 m, 23714 m/sec, 758931091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 764/1196 119/2000 DLCround-PT-10a-LTLFireability-02 18226004 m, 23438 m/sec, 763797042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 769/1196 120/2000 DLCround-PT-10a-LTLFireability-02 18347455 m, 24290 m/sec, 768762836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 774/1196 120/2000 DLCround-PT-10a-LTLFireability-02 18463523 m, 23213 m/sec, 773604975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 779/1196 121/2000 DLCround-PT-10a-LTLFireability-02 18579722 m, 23239 m/sec, 778472794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 784/1196 122/2000 DLCround-PT-10a-LTLFireability-02 18696133 m, 23282 m/sec, 783307990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 789/1196 123/2000 DLCround-PT-10a-LTLFireability-02 18812707 m, 23314 m/sec, 788179097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 794/1196 123/2000 DLCround-PT-10a-LTLFireability-02 18927452 m, 22949 m/sec, 792937759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 799/1196 124/2000 DLCround-PT-10a-LTLFireability-02 19036749 m, 21859 m/sec, 797515231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 804/1196 125/2000 DLCround-PT-10a-LTLFireability-02 19153134 m, 23277 m/sec, 802369257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 809/1196 126/2000 DLCround-PT-10a-LTLFireability-02 19271391 m, 23651 m/sec, 807266451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 814/1196 126/2000 DLCround-PT-10a-LTLFireability-02 19387894 m, 23300 m/sec, 812127452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 819/1196 127/2000 DLCround-PT-10a-LTLFireability-02 19502634 m, 22948 m/sec, 816935425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 824/1196 128/2000 DLCround-PT-10a-LTLFireability-02 19617175 m, 22908 m/sec, 821788969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 829/1196 129/2000 DLCround-PT-10a-LTLFireability-02 19738784 m, 24321 m/sec, 826794113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 834/1196 129/2000 DLCround-PT-10a-LTLFireability-02 19854493 m, 23141 m/sec, 831660511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 839/1196 130/2000 DLCround-PT-10a-LTLFireability-02 19967331 m, 22567 m/sec, 836434619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 844/1196 131/2000 DLCround-PT-10a-LTLFireability-02 20084859 m, 23505 m/sec, 841357665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 849/1196 132/2000 DLCround-PT-10a-LTLFireability-02 20205369 m, 24102 m/sec, 846328400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 854/1196 132/2000 DLCround-PT-10a-LTLFireability-02 20322578 m, 23441 m/sec, 851220763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 859/1196 133/2000 DLCround-PT-10a-LTLFireability-02 20438972 m, 23278 m/sec, 856104379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 864/1196 134/2000 DLCround-PT-10a-LTLFireability-02 20553876 m, 22980 m/sec, 860956102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-10a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-10a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-10a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 869/1196 135/2000 DLCround-PT-10a-LTLFireability-02 20669885 m, 23201 m/sec, 865738825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-10a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;