MCC'2024- Execution of r115-smll-171624276600220

About the Execution of LoLA for DLCround-PT-09b

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
14574.092	2152501.00	2253540.00	6508.00	FFFFFFTFFF?FFF??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600220.qcow2',
Waiting for the VM to be ready (probing ssh)
.......................................................
=================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-09b, examination is LTLFireabi
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600220
=======================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropert
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropert
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 LTLCardinality
-rw-r--r-- 1 mcc users 26K Apr 22 14:38 LTLCardinality
-rw-r--r-- 1 mcc users 2.0K May 19 07:16 LTLFireability
-rw-r--r-- 1 mcc users 17K May 19 18:11 LTLFireability
-rw-r--r-- 1 mcc users 11K Apr 13 13:21 ReachabilityCa
-rw-r--r-- 1 mcc users 102K Apr 13 13:21 ReachabilityCa
-rw-r--r-- 1 mcc users 6.0K Apr 13 13:20 ReachabilityFi
-rw-r--r-- 1 mcc users 44K Apr 13 13:20 ReachabilityFi
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.tx
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xm
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.3M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME DLCround-PT-09b-LTLFireability-00
FORMULA_NAME DLCround-PT-09b-LTLFireability-01
FORMULA_NAME DLCround-PT-09b-LTLFireability-02
FORMULA_NAME DLCround-PT-09b-LTLFireability-03
FORMULA_NAME DLCround-PT-09b-LTLFireability-04
FORMULA_NAME DLCround-PT-09b-LTLFireability-05
FORMULA_NAME DLCround-PT-09b-LTLFireability-06
FORMULA_NAME DLCround-PT-09b-LTLFireability-07
FORMULA_NAME DLCround-PT-09b-LTLFireability-08
FORMULA_NAME DLCround-PT-09b-LTLFireability-09
FORMULA_NAME DLCround-PT-09b-LTLFireability-10
FORMULA_NAME DLCround-PT-09b-LTLFireability-11
FORMULA_NAME DLCround-PT-09b-LTLFireability-12
FORMULA_NAME DLCround-PT-09b-LTLFireability-13
FORMULA_NAME DLCround-PT-09b-LTLFireability-14
FORMULA_NAME DLCround-PT-09b-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717083801227

FORMULA DLCround-PT-09b-LTLFireability-12
FORMULA DLCround-PT-09b-LTLFireability-02
FORMULA DLCround-PT-09b-LTLFireability-07
FORMULA DLCround-PT-09b-LTLFireability-13
FORMULA DLCround-PT-09b-LTLFireability-11
FORMULA DLCround-PT-09b-LTLFireability-08
FORMULA DLCround-PT-09b-LTLFireability-06
FORMULA DLCround-PT-09b-LTLFireability-05
FORMULA DLCround-PT-09b-LTLFireability-04
FORMULA DLCround-PT-09b-LTLFireability-03
FORMULA DLCround-PT-09b-LTLFireability-01
FORMULA DLCround-PT-09b-LTLFireability-00
FORMULA DLCround-PT-09b-LTLFireability-09
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-09:
[[35mlola[0m] [1m[33mDLCround-PT-09b-LTLFireability-10:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m] [1m[33mDLCround-PT-09b-LTLFireability-14:
[[35mlola[0m] [1m[33mDLCround-PT-09b-LTLFireability-15:
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 2151 secs. Pages

BK_STOP 1717085953728

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds
[[35mlola[0m][W] [1m[33munknown unit in memory
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmln
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition
[[35mlola[0m][I] closed [1m[34mnet[0m file
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlfo
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs.
[[35mlola[0m][.] # running tasks: 0 of 4.
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL)
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type FNDP)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][W] CANCELED task # 55 (type
[[35mlola[0m][W] CANCELED task # 56 (type
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL)
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 57 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][W] CANCELED task # 60 (type
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL)
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 1/211
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] FINISHED task # 60 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 6/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 11/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 16/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 21/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 26/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 31/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 36/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 41/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 46/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 51/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 56/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 61/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 66/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 22 LTL EXCL 71/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] FINISHED task # 22 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL)
[[35mlola[0m][I] time limit : 251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 1/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 6/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 11/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 16/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 21/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 26/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 31/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 36/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 41/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 46/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 51/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 56/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 61/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 66/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 71/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 76/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 81/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 86/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 91/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 96/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 101/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 106/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 111/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 116/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 121/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 126/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 131/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 136/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 141/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 146/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 151/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 156/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 161/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 166/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 171/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 176/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 181/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 186/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 191/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 196/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 201/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 206/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 211/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 216/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 221/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 226/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 231/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 236/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 241/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 246/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 50 LTL EXCL 251/251
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][W] CANCELED task # 50 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL)
[[35mlola[0m][I] time limit : 250 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL)
[[35mlola[0m][I] time limit : 3259 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 5/250
[[35mlola[0m][.] 50 LTL EXCL 5/3259
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs.
[[35mlola[0m][.] # running tasks: 2 of 4.
[[35mlola[0m][I] CANCELED task # 50 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 10/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs.
[[35mlola[0m][.] # running tasks: 2 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 15/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 20/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 25/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 30/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 35/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 40/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 45/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 50/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 55/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 60/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 65/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 70/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 75/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 80/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 85/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 90/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 95/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 100/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 105/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 110/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 115/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 120/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 125/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 130/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 135/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 140/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 145/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 150/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 155/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 160/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 165/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 170/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 175/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 180/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 185/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 190/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 195/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 200/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 205/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 210/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 215/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 220/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 225/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 230/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 235/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 240/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 245/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 250/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][W] CANCELED task # 47 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL)
[[35mlola[0m][I] time limit : 250 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL)
[[35mlola[0m][I] time limit : 3004 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 47 LTL EXCL 5/250
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] CANCELED task # 47 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL)
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL)
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL)
[[35mlola[0m][I] time limit : 374 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL)
[[35mlola[0m][I] time limit : 427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL)
[[35mlola[0m][I] time limit : 499 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL)
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL)
[[35mlola[0m][I] time limit : 748 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL)
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL)
[[35mlola[0m][I] time limit : 998 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL)
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL)
[[35mlola[0m][I] time limit : 1497 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 5/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 10/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 15/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 20/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 25/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 30/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 35/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 40/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 45/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 50/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 55/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 60/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 65/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 70/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 75/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 80/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 85/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 90/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 95/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 100/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 105/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 110/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 115/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 120/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 125/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 130/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 135/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 140/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 145/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 150/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 155/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 160/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 165/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 170/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 175/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 180/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 185/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 190/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 195/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 200/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 205/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 210/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 215/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 220/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 225/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 230/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 235/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 240/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 245/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 250/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 255/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 260/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 265/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 270/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 275/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 280/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 285/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 290/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 295/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 300/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 305/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 310/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 315/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 320/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 325/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 330/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 335/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 340/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 345/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 350/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 355/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 360/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 365/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 370/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 375/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 380/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 385/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 390/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 395/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 400/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 405/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 410/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 415/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 420/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 425/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 430/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 435/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 440/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 445/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 450/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 455/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 460/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 465/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 470/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 475/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 480/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 485/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 490/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 495/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 500/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 505/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 510/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 515/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 520/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 525/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 530/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 535/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 540/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 545/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 550/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 555/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 560/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 565/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 570/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 575/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 580/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 585/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 590/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 595/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 600/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 605/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 610/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 615/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 620/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 625/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 630/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 635/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 640/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 645/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 650/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 655/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 660/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 665/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 670/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 675/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 680/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 685/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 690/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 695/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 700/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 705/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 710/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 715/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 720/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 725/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 730/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 735/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 740/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 745/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 750/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 755/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 760/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 765/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 770/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 775/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 780/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 785/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 790/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 795/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 800/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 805/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 810/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 815/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 820/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 825/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 830/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 835/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 840/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 845/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 850/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 855/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 860/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 865/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 870/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 875/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 880/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 885/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 890/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 895/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 900/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 905/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 910/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 915/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 920/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 925/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 930/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 935/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 940/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 945/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 950/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 955/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 960/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 965/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 970/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 975/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 980/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 985/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 990/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 995/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1000/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1005/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1010/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1015/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1020/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1025/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1030/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1035/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1040/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1045/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1050/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1055/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1060/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1065/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1070/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1075/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1080/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1085/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1090/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1095/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1100/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1105/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1110/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1115/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1120/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1125/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1130/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1135/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1140/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1145/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1150/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1155/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1160/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1165/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1170/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1175/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1180/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1185/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1190/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1195/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1200/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1205/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1210/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1215/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1220/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1225/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1230/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1235/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-07:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-08:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-09b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 31 LTL EXCL 1240/1497
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-00:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-02:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-03:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLFireability-05:

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ==================================== lity ============== .txt .xml .txt .xml iesDefinition.xml iesVerdict.xml .txt .xml .txt .xml rdinality.txt rdinality.xml reability.txt reability.xml t l (invocation template) text file) FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL unknown AGGR[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m LTL unknown AGGR[0m LTL unknown AGGR[0m in use: 512 at most ([1m[36m--timelimit[0m) specification: using default[0m from [4m[34mmodel.pnml[0m et[0m) net [4m[34mmodel.pnml[0m rmula[0m) from [4m[34mLTLFireability.xml[0m places removed CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 AG 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 0 Visible: 16 for 40 DLCround-PT-09b-LTLFireability-12 for 40 DLCround-PT-09b-LTLFireability-12 for 40 DLCround-PT-09b-LTLFireability-12 for 6 DLCround-PT-09b-LTLFireability-02 FNDP) for DLCround-PT-09b-LTLFireability-12 1 0 0 EQUN) for DLCround-PT-09b-LTLFireability-12 (obsolete) EXCL) for DLCround-PT-09b-LTLFireability-12 (obsolete) for 6 DLCround-PT-09b-LTLFireability-02 EQUN) for DLCround-PT-09b-LTLFireability-12 EXCL) for DLCround-PT-09b-LTLFireability-02 171 171 0 1 EQUN) for DLCround-PT-09b-LTLFireability-02 (obsolete) for 21 DLCround-PT-09b-LTLFireability-07 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-07 2744 m, 548 m/sec, 5093 t fired, . Pages in use: 1 Visible: 16 EQUN) for DLCround-PT-09b-LTLFireability-02 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-07 30859 m, 5623 m/sec, 77711 t fired, . Pages in use: 1 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-07 93966 m, 12621 m/sec, 298435 t fired, . Pages in use: 1 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 DLCround-PT-09b-LTLFireability-07 141734 m, 9553 m/sec, 461788 t fired, . Pages in use: 2 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 DLCround-PT-09b-LTLFireability-07 187055 m, 9064 m/sec, 614006 t fired, . Pages in use: 2 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 DLCround-PT-09b-LTLFireability-07 252479 m, 13084 m/sec, 850545 t fired, . Pages in use: 3 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 DLCround-PT-09b-LTLFireability-07 319188 m, 13341 m/sec, 1083696 t fired, . Pages in use: 3 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-09b-LTLFireability-07 366493 m, 9461 m/sec, 1246289 t fired, . Pages in use: 4 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-09b-LTLFireability-07 414787 m, 9658 m/sec, 1410481 t fired, . Pages in use: 4 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 DLCround-PT-09b-LTLFireability-07 490178 m, 15078 m/sec, 1672397 t fired, . Pages in use: 5 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 DLCround-PT-09b-LTLFireability-07 548262 m, 11616 m/sec, 1882453 t fired, . Pages in use: 6 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 DLCround-PT-09b-LTLFireability-07 610100 m, 12367 m/sec, 2107518 t fired, . Pages in use: 6 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 DLCround-PT-09b-LTLFireability-07 665789 m, 11137 m/sec, 2309891 t fired, . Pages in use: 7 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 DLCround-PT-09b-LTLFireability-07 721843 m, 11210 m/sec, 2505051 t fired, . Pages in use: 7 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 DLCround-PT-09b-LTLFireability-07 766174 m, 8866 m/sec, 2653721 t fired, . Pages in use: 8 Visible: 16 EXCL) for DLCround-PT-09b-LTLFireability-07 800488 2767826 75 8 for 49 DLCround-PT-09b-LTLFireability-15 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-15 53081 m, 10616 m/sec, 58587 t fired, . Pages in use: 8 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 DLCround-PT-09b-LTLFireability-15 294450 m, 48273 m/sec, 330443 t fired, . Pages in use: 8 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 DLCround-PT-09b-LTLFireability-15 533232 m, 47756 m/sec, 600957 t fired, . Pages in use: 10 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 DLCround-PT-09b-LTLFireability-15 788552 m, 51064 m/sec, 892329 t fired, . Pages in use: 14 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-09b-LTLFireability-15 1041051 m, 50499 m/sec, 1176576 t fired, . Pages in use: 17 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 DLCround-PT-09b-LTLFireability-15 1290373 m, 49864 m/sec, 1460224 t fired, . Pages in use: 20 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 DLCround-PT-09b-LTLFireability-15 1513310 m, 44587 m/sec, 1716089 t fired, . Pages in use: 23 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 DLCround-PT-09b-LTLFireability-15 1756680 m, 48674 m/sec, 1998606 t fired, . Pages in use: 26 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 DLCround-PT-09b-LTLFireability-15 2013242 m, 51312 m/sec, 2286503 t fired, . Pages in use: 30 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 DLCround-PT-09b-LTLFireability-15 2270087 m, 51369 m/sec, 2576250 t fired, . Pages in use: 35 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-09b-LTLFireability-15 2535499 m, 53082 m/sec, 2873612 t fired, . Pages in use: 39 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 DLCround-PT-09b-LTLFireability-15 2797891 m, 52478 m/sec, 3169402 t fired, . Pages in use: 44 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 DLCround-PT-09b-LTLFireability-15 3062332 m, 52888 m/sec, 3465679 t fired, . Pages in use: 48 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 53/2000 DLCround-PT-09b-LTLFireability-15 3324575 m, 52448 m/sec, 3761205 t fired, . Pages in use: 53 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 57/2000 DLCround-PT-09b-LTLFireability-15 3588561 m, 52797 m/sec, 4057060 t fired, . Pages in use: 57 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 62/2000 DLCround-PT-09b-LTLFireability-15 3849902 m, 52268 m/sec, 4351525 t fired, . Pages in use: 62 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-09b-LTLFireability-15 4113830 m, 52785 m/sec, 4647314 t fired, . Pages in use: 67 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 71/2000 DLCround-PT-09b-LTLFireability-15 4374792 m, 52192 m/sec, 4941385 t fired, . Pages in use: 71 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 76/2000 DLCround-PT-09b-LTLFireability-15 4637470 m, 52535 m/sec, 5235744 t fired, . Pages in use: 76 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 80/2000 DLCround-PT-09b-LTLFireability-15 4897954 m, 52096 m/sec, 5529308 t fired, . Pages in use: 80 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 DLCround-PT-09b-LTLFireability-15 5159425 m, 52294 m/sec, 5822273 t fired, . Pages in use: 85 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 DLCround-PT-09b-LTLFireability-15 5418659 m, 51846 m/sec, 6115537 t fired, . Pages in use: 89 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 DLCround-PT-09b-LTLFireability-15 5677058 m, 51679 m/sec, 6410104 t fired, . Pages in use: 93 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-09b-LTLFireability-15 5929942 m, 50576 m/sec, 6704827 t fired, . Pages in use: 98 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 DLCround-PT-09b-LTLFireability-15 6180161 m, 50043 m/sec, 6997790 t fired, . Pages in use: 102 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 106/2000 DLCround-PT-09b-LTLFireability-15 6430323 m, 50032 m/sec, 7292246 t fired, . Pages in use: 106 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 111/2000 DLCround-PT-09b-LTLFireability-15 6679611 m, 49857 m/sec, 7584080 t fired, . Pages in use: 111 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 115/2000 DLCround-PT-09b-LTLFireability-15 6927314 m, 49540 m/sec, 7874279 t fired, . Pages in use: 115 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 119/2000 DLCround-PT-09b-LTLFireability-15 7179559 m, 50449 m/sec, 8159809 t fired, . Pages in use: 119 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 123/2000 DLCround-PT-09b-LTLFireability-15 7440002 m, 52088 m/sec, 8451149 t fired, . Pages in use: 123 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 127/2000 DLCround-PT-09b-LTLFireability-15 7703322 m, 52664 m/sec, 8746792 t fired, . Pages in use: 127 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 132/2000 DLCround-PT-09b-LTLFireability-15 7968617 m, 53059 m/sec, 9043114 t fired, . Pages in use: 132 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 136/2000 DLCround-PT-09b-LTLFireability-15 8223582 m, 50993 m/sec, 9333315 t fired, . Pages in use: 136 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 141/2000 DLCround-PT-09b-LTLFireability-15 8482425 m, 51768 m/sec, 9623339 t fired, . Pages in use: 141 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 145/2000 DLCround-PT-09b-LTLFireability-15 8738430 m, 51201 m/sec, 9913849 t fired, . Pages in use: 145 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 150/2000 DLCround-PT-09b-LTLFireability-15 8996786 m, 51671 m/sec, 10205411 t fired, . Pages in use: 150 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 154/2000 DLCround-PT-09b-LTLFireability-15 9260652 m, 52773 m/sec, 10500414 t fired, . Pages in use: 154 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 159/2000 DLCround-PT-09b-LTLFireability-15 9515212 m, 50912 m/sec, 10788744 t fired, . Pages in use: 159 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 163/2000 DLCround-PT-09b-LTLFireability-15 9771941 m, 51345 m/sec, 11078257 t fired, . Pages in use: 163 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 168/2000 DLCround-PT-09b-LTLFireability-15 10030387 m, 51689 m/sec, 11365522 t fired, . Pages in use: 168 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 173/2000 DLCround-PT-09b-LTLFireability-15 10300136 m, 53949 m/sec, 11658067 t fired, . Pages in use: 173 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 178/2000 DLCround-PT-09b-LTLFireability-15 10573657 m, 54704 m/sec, 11954677 t fired, . Pages in use: 178 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 182/2000 DLCround-PT-09b-LTLFireability-15 10846385 m, 54545 m/sec, 12250175 t fired, . Pages in use: 182 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 186/2000 DLCround-PT-09b-LTLFireability-15 11115542 m, 53831 m/sec, 12543647 t fired, . Pages in use: 186 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 190/2000 DLCround-PT-09b-LTLFireability-15 11384747 m, 53841 m/sec, 12837921 t fired, . Pages in use: 190 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 195/2000 DLCround-PT-09b-LTLFireability-15 11654295 m, 53909 m/sec, 13131844 t fired, . Pages in use: 195 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 199/2000 DLCround-PT-09b-LTLFireability-15 11924024 m, 53945 m/sec, 13425707 t fired, . Pages in use: 199 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 203/2000 DLCround-PT-09b-LTLFireability-15 12193793 m, 53953 m/sec, 13718315 t fired, . Pages in use: 203 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 207/2000 DLCround-PT-09b-LTLFireability-15 12461026 m, 53446 m/sec, 14011445 t fired, . Pages in use: 207 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 210/2000 DLCround-PT-09b-LTLFireability-15 12729495 m, 53693 m/sec, 14301153 t fired, . Pages in use: 210 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 214/2000 DLCround-PT-09b-LTLFireability-15 12997498 m, 53600 m/sec, 14592202 t fired, . Pages in use: 214 Visible: 16 EXCL) for DLCround-PT-09b-LTLFireability-15 (local timeout) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 218 Visible: 16 for 46 DLCround-PT-09b-LTLFireability-14 for 49 DLCround-PT-09b-LTLFireability-15 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-09b-LTLFireability-14 241519 m, 48303 m/sec, 254563 t fired, . 5/5 DLCround-PT-09b-LTLFireability-15 245664 m, -2550366 m/sec, 275362 t fired, . Pages in use: 227 Visible: 16 EXCL) for DLCround-PT-09b-LTLFireability-15 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 DLCround-PT-09b-LTLFireability-14 512570 m, 54210 m/sec, 545071 t fired, . Pages in use: 227 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 DLCround-PT-09b-LTLFireability-14 783582 m, 54202 m/sec, 834878 t fired, . Pages in use: 228 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 DLCround-PT-09b-LTLFireability-14 1050098 m, 53303 m/sec, 1123224 t fired, . Pages in use: 231 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-09b-LTLFireability-14 1311976 m, 52375 m/sec, 1411280 t fired, . Pages in use: 235 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 DLCround-PT-09b-LTLFireability-14 1576481 m, 52901 m/sec, 1694222 t fired, . Pages in use: 238 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 DLCround-PT-09b-LTLFireability-14 1837960 m, 52295 m/sec, 1971645 t fired, . Pages in use: 241 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 DLCround-PT-09b-LTLFireability-14 2104690 m, 53346 m/sec, 2257750 t fired, . Pages in use: 244 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 DLCround-PT-09b-LTLFireability-14 2370209 m, 53103 m/sec, 2543741 t fired, . Pages in use: 248 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 DLCround-PT-09b-LTLFireability-14 2633004 m, 52559 m/sec, 2830157 t fired, . Pages in use: 251 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 DLCround-PT-09b-LTLFireability-14 2898295 m, 53058 m/sec, 3117642 t fired, . Pages in use: 254 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-09b-LTLFireability-14 3163247 m, 52990 m/sec, 3405015 t fired, . Pages in use: 257 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 DLCround-PT-09b-LTLFireability-14 3426850 m, 52720 m/sec, 3692043 t fired, . Pages in use: 260 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 DLCround-PT-09b-LTLFireability-14 3694269 m, 53483 m/sec, 3979040 t fired, . Pages in use: 264 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 49/2000 DLCround-PT-09b-LTLFireability-14 3961844 m, 53515 m/sec, 4266131 t fired, . Pages in use: 267 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 51/2000 DLCround-PT-09b-LTLFireability-14 4225634 m, 52758 m/sec, 4545764 t fired, . Pages in use: 269 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 DLCround-PT-09b-LTLFireability-14 4487358 m, 52344 m/sec, 4824805 t fired, . Pages in use: 272 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 DLCround-PT-09b-LTLFireability-14 4751960 m, 52920 m/sec, 5107856 t fired, . Pages in use: 274 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 DLCround-PT-09b-LTLFireability-14 5014314 m, 52470 m/sec, 5389368 t fired, . Pages in use: 277 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 62/2000 DLCround-PT-09b-LTLFireability-14 5277151 m, 52567 m/sec, 5672189 t fired, . Pages in use: 280 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 64/2000 DLCround-PT-09b-LTLFireability-14 5539892 m, 52548 m/sec, 5956013 t fired, . Pages in use: 282 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-09b-LTLFireability-14 5799277 m, 51877 m/sec, 6238137 t fired, . Pages in use: 285 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 DLCround-PT-09b-LTLFireability-14 6059413 m, 52027 m/sec, 6515049 t fired, . Pages in use: 288 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 DLCround-PT-09b-LTLFireability-14 6321463 m, 52410 m/sec, 6794960 t fired, . Pages in use: 290 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 74/2000 DLCround-PT-09b-LTLFireability-14 6583961 m, 52499 m/sec, 7075719 t fired, . Pages in use: 292 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 77/2000 DLCround-PT-09b-LTLFireability-14 6844858 m, 52179 m/sec, 7357262 t fired, . Pages in use: 295 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 DLCround-PT-09b-LTLFireability-14 7104086 m, 51845 m/sec, 7637488 t fired, . Pages in use: 297 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 82/2000 DLCround-PT-09b-LTLFireability-14 7364648 m, 52112 m/sec, 7920496 t fired, . Pages in use: 300 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 DLCround-PT-09b-LTLFireability-14 7625161 m, 52102 m/sec, 8201719 t fired, . Pages in use: 303 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 87/2000 DLCround-PT-09b-LTLFireability-14 7881837 m, 51335 m/sec, 8483468 t fired, . Pages in use: 305 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 90/2000 DLCround-PT-09b-LTLFireability-14 8140221 m, 51676 m/sec, 8766645 t fired, . Pages in use: 308 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 DLCround-PT-09b-LTLFireability-14 8396908 m, 51337 m/sec, 9050919 t fired, . Pages in use: 311 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 96/2000 DLCround-PT-09b-LTLFireability-14 8653089 m, 51236 m/sec, 9327829 t fired, . Pages in use: 314 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-09b-LTLFireability-14 8913759 m, 52134 m/sec, 9606547 t fired, . Pages in use: 316 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 100/2000 DLCround-PT-09b-LTLFireability-14 9176157 m, 52479 m/sec, 9887924 t fired, . Pages in use: 318 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 103/2000 DLCround-PT-09b-LTLFireability-14 9439686 m, 52705 m/sec, 10175610 t fired, . Pages in use: 321 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 DLCround-PT-09b-LTLFireability-14 9708019 m, 53666 m/sec, 10460336 t fired, . Pages in use: 325 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 110/2000 DLCround-PT-09b-LTLFireability-14 9972839 m, 52964 m/sec, 10746270 t fired, . Pages in use: 328 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 113/2000 DLCround-PT-09b-LTLFireability-14 10238345 m, 53101 m/sec, 11033368 t fired, . Pages in use: 331 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 116/2000 DLCround-PT-09b-LTLFireability-14 10503512 m, 53033 m/sec, 11320052 t fired, . Pages in use: 334 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 120/2000 DLCround-PT-09b-LTLFireability-14 10767218 m, 52741 m/sec, 11605114 t fired, . Pages in use: 338 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 123/2000 DLCround-PT-09b-LTLFireability-14 11030610 m, 52678 m/sec, 11890284 t fired, . Pages in use: 341 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 126/2000 DLCround-PT-09b-LTLFireability-14 11294332 m, 52744 m/sec, 12174831 t fired, . Pages in use: 344 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 129/2000 DLCround-PT-09b-LTLFireability-14 11561515 m, 53436 m/sec, 12458834 t fired, . Pages in use: 347 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 133/2000 DLCround-PT-09b-LTLFireability-14 11829483 m, 53593 m/sec, 12744432 t fired, . Pages in use: 351 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 136/2000 DLCround-PT-09b-LTLFireability-14 12096107 m, 53324 m/sec, 13033021 t fired, . Pages in use: 354 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 139/2000 DLCround-PT-09b-LTLFireability-14 12357459 m, 52270 m/sec, 13320999 t fired, . Pages in use: 357 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 143/2000 DLCround-PT-09b-LTLFireability-14 12620658 m, 52639 m/sec, 13608604 t fired, . Pages in use: 361 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 146/2000 DLCround-PT-09b-LTLFireability-14 12884184 m, 52705 m/sec, 13893946 t fired, . Pages in use: 364 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 149/2000 DLCround-PT-09b-LTLFireability-14 13146290 m, 52421 m/sec, 14180060 t fired, . Pages in use: 367 Visible: 16 EXCL) for DLCround-PT-09b-LTLFireability-14 (local timeout) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 370 Visible: 16 for 43 DLCround-PT-09b-LTLFireability-13 for 46 DLCround-PT-09b-LTLFireability-14 EXCL) for DLCround-PT-09b-LTLFireability-13 111 111 0 1 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/5 DLCround-PT-09b-LTLFireability-14 266845 m, -2575889 m/sec, 281319 t fired, . Pages in use: 374 Visible: 16 EXCL) for DLCround-PT-09b-LTLFireability-14 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 375 Visible: 16 for 33 DLCround-PT-09b-LTLFireability-11 EXCL) for DLCround-PT-09b-LTLFireability-11 111 111 0 1 for 24 DLCround-PT-09b-LTLFireability-08 EXCL) for DLCround-PT-09b-LTLFireability-08 112 112 0 1 for 18 DLCround-PT-09b-LTLFireability-06 EXCL) for DLCround-PT-09b-LTLFireability-06 1 0 1 for 15 DLCround-PT-09b-LTLFireability-05 EXCL) for DLCround-PT-09b-LTLFireability-05 111 111 0 1 for 12 DLCround-PT-09b-LTLFireability-04 EXCL) for DLCround-PT-09b-LTLFireability-04 111 111 0 1 for 9 DLCround-PT-09b-LTLFireability-03 EXCL) for DLCround-PT-09b-LTLFireability-03 111 111 0 1 for 3 DLCround-PT-09b-LTLFireability-01 for DLCround-PT-09b-LTLFireability-01 6253 6556 0 1 for 0 DLCround-PT-09b-LTLFireability-00 for DLCround-PT-09b-LTLFireability-00 111 111 0 1 for 30 DLCround-PT-09b-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-10 20470 m, 4094 m/sec, 51970 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-09b-LTLFireability-10 87546 m, 13415 m/sec, 240228 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 DLCround-PT-09b-LTLFireability-10 151696 m, 12830 m/sec, 410604 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 DLCround-PT-09b-LTLFireability-10 221128 m, 13886 m/sec, 608312 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 DLCround-PT-09b-LTLFireability-10 276008 m, 10976 m/sec, 731443 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-09b-LTLFireability-10 337357 m, 12269 m/sec, 886457 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-09b-LTLFireability-10 398606 m, 12249 m/sec, 1043174 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 DLCround-PT-09b-LTLFireability-10 461103 m, 12499 m/sec, 1211844 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 DLCround-PT-09b-LTLFireability-10 520481 m, 11875 m/sec, 1358926 t fired, . Pages in use: 375 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 DLCround-PT-09b-LTLFireability-10 587359 m, 13375 m/sec, 1546033 t fired, . Pages in use: 376 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 DLCround-PT-09b-LTLFireability-10 649729 m, 12474 m/sec, 1712584 t fired, . Pages in use: 377 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 DLCround-PT-09b-LTLFireability-10 701289 m, 10312 m/sec, 1824825 t fired, . Pages in use: 377 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 DLCround-PT-09b-LTLFireability-10 747703 m, 9282 m/sec, 1919009 t fired, . Pages in use: 378 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 DLCround-PT-09b-LTLFireability-10 797641 m, 9987 m/sec, 2024288 t fired, . Pages in use: 378 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 DLCround-PT-09b-LTLFireability-10 845500 m, 9571 m/sec, 2122741 t fired, . Pages in use: 379 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 DLCround-PT-09b-LTLFireability-10 889587 m, 8817 m/sec, 2217342 t fired, . Pages in use: 379 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 DLCround-PT-09b-LTLFireability-10 921400 m, 6362 m/sec, 2284194 t fired, . Pages in use: 379 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 DLCround-PT-09b-LTLFireability-10 969575 m, 9635 m/sec, 2389294 t fired, . Pages in use: 380 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 DLCround-PT-09b-LTLFireability-10 1012685 m, 8622 m/sec, 2482602 t fired, . Pages in use: 380 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 DLCround-PT-09b-LTLFireability-10 1061152 m, 9693 m/sec, 2586840 t fired, . Pages in use: 381 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 DLCround-PT-09b-LTLFireability-10 1110332 m, 9836 m/sec, 2689493 t fired, . Pages in use: 381 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 DLCround-PT-09b-LTLFireability-10 1159102 m, 9754 m/sec, 2794337 t fired, . Pages in use: 382 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 DLCround-PT-09b-LTLFireability-10 1207343 m, 9648 m/sec, 2894615 t fired, . Pages in use: 382 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 DLCround-PT-09b-LTLFireability-10 1255264 m, 9584 m/sec, 2994764 t fired, . Pages in use: 382 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 DLCround-PT-09b-LTLFireability-10 1301290 m, 9205 m/sec, 3093385 t fired, . Pages in use: 383 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 DLCround-PT-09b-LTLFireability-10 1353117 m, 10365 m/sec, 3207284 t fired, . Pages in use: 383 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 DLCround-PT-09b-LTLFireability-10 1400213 m, 9419 m/sec, 3302938 t fired, . Pages in use: 384 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 DLCround-PT-09b-LTLFireability-10 1446873 m, 9332 m/sec, 3398631 t fired, . Pages in use: 384 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 DLCround-PT-09b-LTLFireability-10 1498456 m, 10316 m/sec, 3508122 t fired, . Pages in use: 385 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 DLCround-PT-09b-LTLFireability-10 1541768 m, 8662 m/sec, 3600567 t fired, . Pages in use: 385 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 DLCround-PT-09b-LTLFireability-10 1580113 m, 7669 m/sec, 3680716 t fired, . Pages in use: 385 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 DLCround-PT-09b-LTLFireability-10 1632024 m, 10382 m/sec, 3791324 t fired, . Pages in use: 386 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 DLCround-PT-09b-LTLFireability-10 1677408 m, 9076 m/sec, 3887074 t fired, . Pages in use: 386 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-09b-LTLFireability-10 1726140 m, 9746 m/sec, 3997361 t fired, . Pages in use: 387 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-09b-LTLFireability-10 1769137 m, 8599 m/sec, 4088892 t fired, . Pages in use: 387 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-09b-LTLFireability-10 1818760 m, 9924 m/sec, 4193673 t fired, . Pages in use: 387 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 DLCround-PT-09b-LTLFireability-10 1869520 m, 10152 m/sec, 4301798 t fired, . Pages in use: 388 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 DLCround-PT-09b-LTLFireability-10 1918492 m, 9794 m/sec, 4402332 t fired, . Pages in use: 388 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 DLCround-PT-09b-LTLFireability-10 1969143 m, 10130 m/sec, 4514802 t fired, . Pages in use: 389 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 DLCround-PT-09b-LTLFireability-10 2020679 m, 10307 m/sec, 4629309 t fired, . Pages in use: 389 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 DLCround-PT-09b-LTLFireability-10 2067930 m, 9450 m/sec, 4726076 t fired, . Pages in use: 390 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 DLCround-PT-09b-LTLFireability-10 2117459 m, 9905 m/sec, 4829376 t fired, . Pages in use: 390 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 DLCround-PT-09b-LTLFireability-10 2165748 m, 9657 m/sec, 4927961 t fired, . Pages in use: 391 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 DLCround-PT-09b-LTLFireability-10 2217211 m, 10292 m/sec, 5035323 t fired, . Pages in use: 391 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 DLCround-PT-09b-LTLFireability-10 2266116 m, 9781 m/sec, 5137965 t fired, . Pages in use: 391 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 DLCround-PT-09b-LTLFireability-10 2317233 m, 10223 m/sec, 5247380 t fired, . Pages in use: 392 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 DLCround-PT-09b-LTLFireability-10 2369204 m, 10394 m/sec, 5358088 t fired, . Pages in use: 392 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 DLCround-PT-09b-LTLFireability-10 2423408 m, 10840 m/sec, 5474382 t fired, . Pages in use: 393 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 DLCround-PT-09b-LTLFireability-10 2475039 m, 10326 m/sec, 5584698 t fired, . Pages in use: 393 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 DLCround-PT-09b-LTLFireability-10 2523047 m, 9601 m/sec, 5681164 t fired, . Pages in use: 394 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 DLCround-PT-09b-LTLFireability-10 2560228 m, 7436 m/sec, 5762006 t fired, . Pages in use: 394 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 DLCround-PT-09b-LTLFireability-10 2609181 m, 9790 m/sec, 5862512 t fired, . Pages in use: 395 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 DLCround-PT-09b-LTLFireability-10 2663221 m, 10808 m/sec, 5982294 t fired, . Pages in use: 395 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 DLCround-PT-09b-LTLFireability-10 2712709 m, 9897 m/sec, 6084723 t fired, . Pages in use: 396 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 DLCround-PT-09b-LTLFireability-10 2762887 m, 10035 m/sec, 6197511 t fired, . Pages in use: 396 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 DLCround-PT-09b-LTLFireability-10 2813157 m, 10054 m/sec, 6304105 t fired, . Pages in use: 396 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 DLCround-PT-09b-LTLFireability-10 2864887 m, 10346 m/sec, 6416589 t fired, . Pages in use: 397 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 DLCround-PT-09b-LTLFireability-10 2915479 m, 10118 m/sec, 6523112 t fired, . Pages in use: 397 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 DLCround-PT-09b-LTLFireability-10 2960405 m, 8985 m/sec, 6618447 t fired, . Pages in use: 398 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 DLCround-PT-09b-LTLFireability-10 3010334 m, 9985 m/sec, 6721052 t fired, . Pages in use: 398 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 DLCround-PT-09b-LTLFireability-10 3059753 m, 9883 m/sec, 6826248 t fired, . Pages in use: 399 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 DLCround-PT-09b-LTLFireability-10 3108876 m, 9824 m/sec, 6929601 t fired, . Pages in use: 399 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 DLCround-PT-09b-LTLFireability-10 3157517 m, 9728 m/sec, 7031550 t fired, . Pages in use: 400 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 DLCround-PT-09b-LTLFireability-10 3205027 m, 9502 m/sec, 7129093 t fired, . Pages in use: 400 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 DLCround-PT-09b-LTLFireability-10 3256099 m, 10214 m/sec, 7240102 t fired, . Pages in use: 401 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 DLCround-PT-09b-LTLFireability-10 3308616 m, 10503 m/sec, 7354624 t fired, . Pages in use: 401 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 DLCround-PT-09b-LTLFireability-10 3340419 m, 6360 m/sec, 7419292 t fired, . Pages in use: 401 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 DLCround-PT-09b-LTLFireability-10 3385300 m, 8976 m/sec, 7516269 t fired, . Pages in use: 402 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 DLCround-PT-09b-LTLFireability-10 3437955 m, 10531 m/sec, 7629625 t fired, . Pages in use: 402 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 DLCround-PT-09b-LTLFireability-10 3483461 m, 9101 m/sec, 7722457 t fired, . Pages in use: 403 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 DLCround-PT-09b-LTLFireability-10 3531077 m, 9523 m/sec, 7825042 t fired, . Pages in use: 403 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 DLCround-PT-09b-LTLFireability-10 3578068 m, 9398 m/sec, 7919027 t fired, . Pages in use: 404 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 DLCround-PT-09b-LTLFireability-10 3626546 m, 9695 m/sec, 8024698 t fired, . Pages in use: 404 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 DLCround-PT-09b-LTLFireability-10 3666741 m, 8039 m/sec, 8110009 t fired, . Pages in use: 404 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 DLCround-PT-09b-LTLFireability-10 3699026 m, 6457 m/sec, 8177793 t fired, . Pages in use: 405 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 DLCround-PT-09b-LTLFireability-10 3730432 m, 6281 m/sec, 8243132 t fired, . Pages in use: 405 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 DLCround-PT-09b-LTLFireability-10 3766185 m, 7150 m/sec, 8319992 t fired, . Pages in use: 405 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 DLCround-PT-09b-LTLFireability-10 3815756 m, 9914 m/sec, 8420575 t fired, . Pages in use: 406 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 DLCround-PT-09b-LTLFireability-10 3867702 m, 10389 m/sec, 8528760 t fired, . Pages in use: 406 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 DLCround-PT-09b-LTLFireability-10 3918794 m, 10218 m/sec, 8636651 t fired, . Pages in use: 407 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 DLCround-PT-09b-LTLFireability-10 3955069 m, 7255 m/sec, 8714486 t fired, . Pages in use: 407 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 DLCround-PT-09b-LTLFireability-10 4004188 m, 9823 m/sec, 8817973 t fired, . Pages in use: 408 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 DLCround-PT-09b-LTLFireability-10 4052820 m, 9726 m/sec, 8918938 t fired, . Pages in use: 408 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 DLCround-PT-09b-LTLFireability-10 4100233 m, 9482 m/sec, 9018433 t fired, . Pages in use: 408 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-09b-LTLFireability-10 4141466 m, 8246 m/sec, 9104823 t fired, . Pages in use: 409 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-09b-LTLFireability-10 4181838 m, 8074 m/sec, 9189624 t fired, . Pages in use: 409 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 DLCround-PT-09b-LTLFireability-10 4219240 m, 7480 m/sec, 9269001 t fired, . Pages in use: 410 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 DLCround-PT-09b-LTLFireability-10 4267182 m, 9588 m/sec, 9366705 t fired, . Pages in use: 410 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 DLCround-PT-09b-LTLFireability-10 4308497 m, 8263 m/sec, 9460530 t fired, . Pages in use: 410 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 41/2000 DLCround-PT-09b-LTLFireability-10 4362785 m, 10857 m/sec, 9575826 t fired, . Pages in use: 411 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 41/2000 DLCround-PT-09b-LTLFireability-10 4413474 m, 10137 m/sec, 9682715 t fired, . Pages in use: 411 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 DLCround-PT-09b-LTLFireability-10 4454634 m, 8232 m/sec, 9769421 t fired, . Pages in use: 412 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 DLCround-PT-09b-LTLFireability-10 4502968 m, 9666 m/sec, 9874365 t fired, . Pages in use: 412 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 43/2000 DLCround-PT-09b-LTLFireability-10 4554080 m, 10222 m/sec, 9981949 t fired, . Pages in use: 413 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 43/2000 DLCround-PT-09b-LTLFireability-10 4602530 m, 9690 m/sec, 10081969 t fired, . Pages in use: 413 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 43/2000 DLCround-PT-09b-LTLFireability-10 4636186 m, 6731 m/sec, 10154249 t fired, . Pages in use: 413 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 DLCround-PT-09b-LTLFireability-10 4678205 m, 8403 m/sec, 10244697 t fired, . Pages in use: 414 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 DLCround-PT-09b-LTLFireability-10 4726295 m, 9618 m/sec, 10344209 t fired, . Pages in use: 414 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 45/2000 DLCround-PT-09b-LTLFireability-10 4775622 m, 9865 m/sec, 10447871 t fired, . Pages in use: 415 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 45/2000 DLCround-PT-09b-LTLFireability-10 4826777 m, 10231 m/sec, 10559311 t fired, . Pages in use: 415 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 DLCround-PT-09b-LTLFireability-10 4876338 m, 9912 m/sec, 10661831 t fired, . Pages in use: 416 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 DLCround-PT-09b-LTLFireability-10 4927723 m, 10277 m/sec, 10770812 t fired, . Pages in use: 416 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 DLCround-PT-09b-LTLFireability-10 4970974 m, 8650 m/sec, 10860068 t fired, . Pages in use: 417 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 DLCround-PT-09b-LTLFireability-10 5018405 m, 9486 m/sec, 10958795 t fired, . Pages in use: 417 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 DLCround-PT-09b-LTLFireability-10 5064966 m, 9312 m/sec, 11056258 t fired, . Pages in use: 417 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 DLCround-PT-09b-LTLFireability-10 5106010 m, 8208 m/sec, 11145635 t fired, . Pages in use: 418 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 DLCround-PT-09b-LTLFireability-10 5155999 m, 9997 m/sec, 11249970 t fired, . Pages in use: 418 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 49/2000 DLCround-PT-09b-LTLFireability-10 5204895 m, 9779 m/sec, 11350606 t fired, . Pages in use: 419 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 49/2000 DLCround-PT-09b-LTLFireability-10 5257293 m, 10479 m/sec, 11462139 t fired, . Pages in use: 419 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 DLCround-PT-09b-LTLFireability-10 5310384 m, 10618 m/sec, 11577154 t fired, . Pages in use: 420 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 DLCround-PT-09b-LTLFireability-10 5355267 m, 8976 m/sec, 11677371 t fired, . Pages in use: 420 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 DLCround-PT-09b-LTLFireability-10 5408243 m, 10595 m/sec, 11794217 t fired, . Pages in use: 420 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 51/2000 DLCround-PT-09b-LTLFireability-10 5458042 m, 9959 m/sec, 11899889 t fired, . Pages in use: 421 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 51/2000 DLCround-PT-09b-LTLFireability-10 5507766 m, 9944 m/sec, 12002875 t fired, . Pages in use: 421 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 52/2000 DLCround-PT-09b-LTLFireability-10 5556563 m, 9759 m/sec, 12103508 t fired, . Pages in use: 422 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 52/2000 DLCround-PT-09b-LTLFireability-10 5608081 m, 10303 m/sec, 12211862 t fired, . Pages in use: 422 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 53/2000 DLCround-PT-09b-LTLFireability-10 5653867 m, 9157 m/sec, 12307508 t fired, . Pages in use: 423 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 53/2000 DLCround-PT-09b-LTLFireability-10 5704328 m, 10092 m/sec, 12410679 t fired, . Pages in use: 423 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 DLCround-PT-09b-LTLFireability-10 5756313 m, 10397 m/sec, 12522580 t fired, . Pages in use: 424 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 DLCround-PT-09b-LTLFireability-10 5806904 m, 10118 m/sec, 12630674 t fired, . Pages in use: 424 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 55/2000 DLCround-PT-09b-LTLFireability-10 5857645 m, 10148 m/sec, 12739080 t fired, . Pages in use: 425 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 55/2000 DLCround-PT-09b-LTLFireability-10 5909454 m, 10361 m/sec, 12850666 t fired, . Pages in use: 425 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 DLCround-PT-09b-LTLFireability-10 5958125 m, 9734 m/sec, 12953423 t fired, . Pages in use: 426 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 DLCround-PT-09b-LTLFireability-10 6008003 m, 9975 m/sec, 13058019 t fired, . Pages in use: 426 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 57/2000 DLCround-PT-09b-LTLFireability-10 6057139 m, 9827 m/sec, 13166584 t fired, . Pages in use: 427 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 57/2000 DLCround-PT-09b-LTLFireability-10 6107718 m, 10115 m/sec, 13276898 t fired, . Pages in use: 427 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 57/2000 DLCround-PT-09b-LTLFireability-10 6156804 m, 9817 m/sec, 13376884 t fired, . Pages in use: 427 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 58/2000 DLCround-PT-09b-LTLFireability-10 6203550 m, 9349 m/sec, 13476655 t fired, . Pages in use: 428 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 58/2000 DLCround-PT-09b-LTLFireability-10 6254198 m, 10129 m/sec, 13584935 t fired, . Pages in use: 428 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 DLCround-PT-09b-LTLFireability-10 6303748 m, 9910 m/sec, 13688663 t fired, . Pages in use: 429 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 DLCround-PT-09b-LTLFireability-10 6351471 m, 9544 m/sec, 13790267 t fired, . Pages in use: 429 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 60/2000 DLCround-PT-09b-LTLFireability-10 6391597 m, 8025 m/sec, 13876183 t fired, . Pages in use: 430 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 60/2000 DLCround-PT-09b-LTLFireability-10 6435072 m, 8695 m/sec, 13967372 t fired, . Pages in use: 430 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 60/2000 DLCround-PT-09b-LTLFireability-10 6484242 m, 9834 m/sec, 14070205 t fired, . Pages in use: 430 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 61/2000 DLCround-PT-09b-LTLFireability-10 6532870 m, 9725 m/sec, 14172012 t fired, . Pages in use: 431 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 61/2000 DLCround-PT-09b-LTLFireability-10 6581671 m, 9760 m/sec, 14277156 t fired, . Pages in use: 431 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 62/2000 DLCround-PT-09b-LTLFireability-10 6628991 m, 9464 m/sec, 14382779 t fired, . Pages in use: 432 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 62/2000 DLCround-PT-09b-LTLFireability-10 6678465 m, 9894 m/sec, 14489509 t fired, . Pages in use: 432 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 DLCround-PT-09b-LTLFireability-10 6729814 m, 10269 m/sec, 14596825 t fired, . Pages in use: 433 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 DLCround-PT-09b-LTLFireability-10 6768417 m, 7720 m/sec, 14678793 t fired, . Pages in use: 433 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 DLCround-PT-09b-LTLFireability-10 6802163 m, 6749 m/sec, 14749414 t fired, . Pages in use: 433 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 64/2000 DLCround-PT-09b-LTLFireability-10 6849971 m, 9561 m/sec, 14846724 t fired, . Pages in use: 434 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 64/2000 DLCround-PT-09b-LTLFireability-10 6896818 m, 9369 m/sec, 14946850 t fired, . Pages in use: 434 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 65/2000 DLCround-PT-09b-LTLFireability-10 6945977 m, 9831 m/sec, 15049376 t fired, . Pages in use: 435 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 65/2000 DLCround-PT-09b-LTLFireability-10 6994071 m, 9618 m/sec, 15146997 t fired, . Pages in use: 435 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 66/2000 DLCround-PT-09b-LTLFireability-10 7043605 m, 9906 m/sec, 15251724 t fired, . Pages in use: 436 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 66/2000 DLCround-PT-09b-LTLFireability-10 7093115 m, 9902 m/sec, 15354040 t fired, . Pages in use: 436 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-09b-LTLFireability-10 7143722 m, 10121 m/sec, 15462529 t fired, . Pages in use: 437 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-09b-LTLFireability-10 7188029 m, 8861 m/sec, 15557801 t fired, . Pages in use: 437 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-09b-LTLFireability-10 7225820 m, 7558 m/sec, 15637077 t fired, . Pages in use: 437 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 68/2000 DLCround-PT-09b-LTLFireability-10 7272401 m, 9316 m/sec, 15735634 t fired, . Pages in use: 438 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 68/2000 DLCround-PT-09b-LTLFireability-10 7317789 m, 9077 m/sec, 15829805 t fired, . Pages in use: 438 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 69/2000 DLCround-PT-09b-LTLFireability-10 7363931 m, 9228 m/sec, 15928398 t fired, . Pages in use: 439 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 69/2000 DLCround-PT-09b-LTLFireability-10 7412174 m, 9648 m/sec, 16031376 t fired, . Pages in use: 439 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 DLCround-PT-09b-LTLFireability-10 7462332 m, 10031 m/sec, 16139019 t fired, . Pages in use: 440 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 DLCround-PT-09b-LTLFireability-10 7510958 m, 9725 m/sec, 16239343 t fired, . Pages in use: 440 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 DLCround-PT-09b-LTLFireability-10 7562973 m, 10403 m/sec, 16356021 t fired, . Pages in use: 440 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 71/2000 DLCround-PT-09b-LTLFireability-10 7613057 m, 10016 m/sec, 16458652 t fired, . Pages in use: 441 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 71/2000 DLCround-PT-09b-LTLFireability-10 7659178 m, 9224 m/sec, 16553779 t fired, . Pages in use: 441 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 DLCround-PT-09b-LTLFireability-10 7708184 m, 9801 m/sec, 16655365 t fired, . Pages in use: 442 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 DLCround-PT-09b-LTLFireability-10 7758014 m, 9966 m/sec, 16760103 t fired, . Pages in use: 442 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 73/2000 DLCround-PT-09b-LTLFireability-10 7806902 m, 9777 m/sec, 16862551 t fired, . Pages in use: 443 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 73/2000 DLCround-PT-09b-LTLFireability-10 7856953 m, 10010 m/sec, 16968259 t fired, . Pages in use: 443 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 74/2000 DLCround-PT-09b-LTLFireability-10 7904546 m, 9518 m/sec, 17065473 t fired, . Pages in use: 444 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 74/2000 DLCround-PT-09b-LTLFireability-10 7953656 m, 9822 m/sec, 17167345 t fired, . Pages in use: 444 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 DLCround-PT-09b-LTLFireability-10 8001480 m, 9564 m/sec, 17266594 t fired, . Pages in use: 445 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 DLCround-PT-09b-LTLFireability-10 8040360 m, 7776 m/sec, 17345180 t fired, . Pages in use: 445 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 DLCround-PT-09b-LTLFireability-10 8093209 m, 10569 m/sec, 17456591 t fired, . Pages in use: 445 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 76/2000 DLCround-PT-09b-LTLFireability-10 8140516 m, 9461 m/sec, 17556230 t fired, . Pages in use: 446 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 76/2000 DLCround-PT-09b-LTLFireability-10 8185837 m, 9064 m/sec, 17653565 t fired, . Pages in use: 446 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 77/2000 DLCround-PT-09b-LTLFireability-10 8227625 m, 8357 m/sec, 17744847 t fired, . Pages in use: 447 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 77/2000 DLCround-PT-09b-LTLFireability-10 8273807 m, 9236 m/sec, 17841781 t fired, . Pages in use: 447 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 78/2000 DLCround-PT-09b-LTLFireability-10 8321831 m, 9604 m/sec, 17940421 t fired, . Pages in use: 448 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 78/2000 DLCround-PT-09b-LTLFireability-10 8369871 m, 9608 m/sec, 18042691 t fired, . Pages in use: 448 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 78/2000 DLCround-PT-09b-LTLFireability-10 8413076 m, 8641 m/sec, 18132657 t fired, . Pages in use: 448 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 DLCround-PT-09b-LTLFireability-10 8452225 m, 7829 m/sec, 18215621 t fired, . Pages in use: 449 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 DLCround-PT-09b-LTLFireability-10 8501116 m, 9778 m/sec, 18318478 t fired, . Pages in use: 449 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 80/2000 DLCround-PT-09b-LTLFireability-10 8543850 m, 8546 m/sec, 18407271 t fired, . Pages in use: 450 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 80/2000 DLCround-PT-09b-LTLFireability-10 8583943 m, 8018 m/sec, 18492802 t fired, . Pages in use: 450 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 80/2000 DLCround-PT-09b-LTLFireability-10 8634266 m, 10064 m/sec, 18602037 t fired, . Pages in use: 450 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 81/2000 DLCround-PT-09b-LTLFireability-10 8681805 m, 9507 m/sec, 18700591 t fired, . Pages in use: 451 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 81/2000 DLCround-PT-09b-LTLFireability-10 8730623 m, 9763 m/sec, 18805587 t fired, . Pages in use: 451 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 82/2000 DLCround-PT-09b-LTLFireability-10 8780058 m, 9887 m/sec, 18909573 t fired, . Pages in use: 452 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 82/2000 DLCround-PT-09b-LTLFireability-10 8828816 m, 9751 m/sec, 19012509 t fired, . Pages in use: 452 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 83/2000 DLCround-PT-09b-LTLFireability-10 8868443 m, 7925 m/sec, 19099352 t fired, . Pages in use: 453 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 83/2000 DLCround-PT-09b-LTLFireability-10 8908426 m, 7996 m/sec, 19183843 t fired, . Pages in use: 453 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 83/2000 DLCround-PT-09b-LTLFireability-10 8953965 m, 9107 m/sec, 19283769 t fired, . Pages in use: 453 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 84/2000 DLCround-PT-09b-LTLFireability-10 8993825 m, 7972 m/sec, 19368985 t fired, . Pages in use: 454 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 84/2000 DLCround-PT-09b-LTLFireability-10 9037983 m, 8831 m/sec, 19463453 t fired, . Pages in use: 454 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 DLCround-PT-09b-LTLFireability-10 9087258 m, 9855 m/sec, 19570342 t fired, . Pages in use: 455 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 DLCround-PT-09b-LTLFireability-10 9135122 m, 9572 m/sec, 19669499 t fired, . Pages in use: 455 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 86/2000 DLCround-PT-09b-LTLFireability-10 9186321 m, 10239 m/sec, 19783825 t fired, . Pages in use: 456 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 86/2000 DLCround-PT-09b-LTLFireability-10 9257439 m, 14223 m/sec, 20018160 t fired, . Pages in use: 456 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 87/2000 DLCround-PT-09b-LTLFireability-10 9318046 m, 12121 m/sec, 20183371 t fired, . Pages in use: 457 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 87/2000 DLCround-PT-09b-LTLFireability-10 9367082 m, 9807 m/sec, 20285980 t fired, . Pages in use: 457 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 88/2000 DLCround-PT-09b-LTLFireability-10 9417563 m, 10096 m/sec, 20390383 t fired, . Pages in use: 458 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 88/2000 DLCround-PT-09b-LTLFireability-10 9465654 m, 9618 m/sec, 20492013 t fired, . Pages in use: 458 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 DLCround-PT-09b-LTLFireability-10 9514714 m, 9812 m/sec, 20597506 t fired, . Pages in use: 459 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 DLCround-PT-09b-LTLFireability-10 9544707 m, 5998 m/sec, 20661230 t fired, . Pages in use: 459 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 DLCround-PT-09b-LTLFireability-10 9595015 m, 10061 m/sec, 20767304 t fired, . Pages in use: 459 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 90/2000 DLCround-PT-09b-LTLFireability-10 9641231 m, 9243 m/sec, 20862338 t fired, . Pages in use: 460 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 90/2000 DLCround-PT-09b-LTLFireability-10 9690022 m, 9758 m/sec, 20967196 t fired, . Pages in use: 460 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 91/2000 DLCround-PT-09b-LTLFireability-10 9739159 m, 9827 m/sec, 21073806 t fired, . Pages in use: 461 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 91/2000 DLCround-PT-09b-LTLFireability-10 9788603 m, 9888 m/sec, 21179349 t fired, . Pages in use: 461 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 92/2000 DLCround-PT-09b-LTLFireability-10 9829083 m, 8096 m/sec, 21267944 t fired, . Pages in use: 462 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 92/2000 DLCround-PT-09b-LTLFireability-10 9858610 m, 5905 m/sec, 21330213 t fired, . Pages in use: 462 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 92/2000 DLCround-PT-09b-LTLFireability-10 9906952 m, 9668 m/sec, 21432706 t fired, . Pages in use: 462 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 DLCround-PT-09b-LTLFireability-10 9955168 m, 9643 m/sec, 21533104 t fired, . Pages in use: 463 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 DLCround-PT-09b-LTLFireability-10 10001712 m, 9308 m/sec, 21629916 t fired, . Pages in use: 463 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 DLCround-PT-09b-LTLFireability-10 10038636 m, 7384 m/sec, 21707753 t fired, . Pages in use: 464 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 DLCround-PT-09b-LTLFireability-10 10085430 m, 9358 m/sec, 21807138 t fired, . Pages in use: 464 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 DLCround-PT-09b-LTLFireability-10 10133675 m, 9649 m/sec, 21906657 t fired, . Pages in use: 464 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 95/2000 DLCround-PT-09b-LTLFireability-10 10180616 m, 9388 m/sec, 22003353 t fired, . Pages in use: 465 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 95/2000 DLCround-PT-09b-LTLFireability-10 10228219 m, 9520 m/sec, 22101152 t fired, . Pages in use: 465 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 96/2000 DLCround-PT-09b-LTLFireability-10 10261672 m, 6690 m/sec, 22176171 t fired, . Pages in use: 466 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 96/2000 DLCround-PT-09b-LTLFireability-10 10298397 m, 7345 m/sec, 22254132 t fired, . Pages in use: 466 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 96/2000 DLCround-PT-09b-LTLFireability-10 10344805 m, 9281 m/sec, 22348630 t fired, . Pages in use: 466 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 97/2000 DLCround-PT-09b-LTLFireability-10 10392674 m, 9573 m/sec, 22448756 t fired, . Pages in use: 467 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 97/2000 DLCround-PT-09b-LTLFireability-10 10444360 m, 10337 m/sec, 22563326 t fired, . Pages in use: 467 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-09b-LTLFireability-10 10487725 m, 8673 m/sec, 22653212 t fired, . Pages in use: 468 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-09b-LTLFireability-10 10537116 m, 9878 m/sec, 22757072 t fired, . Pages in use: 468 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 99/2000 DLCround-PT-09b-LTLFireability-10 10584054 m, 9387 m/sec, 22853217 t fired, . Pages in use: 469 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 99/2000 DLCround-PT-09b-LTLFireability-10 10635319 m, 10253 m/sec, 22963593 t fired, . Pages in use: 469 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 100/2000 DLCround-PT-09b-LTLFireability-10 10682691 m, 9474 m/sec, 23062123 t fired, . Pages in use: 470 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 100/2000 DLCround-PT-09b-LTLFireability-10 10727264 m, 8914 m/sec, 23159375 t fired, . Pages in use: 470 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 100/2000 DLCround-PT-09b-LTLFireability-10 10773082 m, 9163 m/sec, 23252286 t fired, . Pages in use: 470 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 101/2000 DLCround-PT-09b-LTLFireability-10 10807661 m, 6915 m/sec, 23322413 t fired, . Pages in use: 471 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 101/2000 DLCround-PT-09b-LTLFireability-10 10856204 m, 9708 m/sec, 23424180 t fired, . Pages in use: 471 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 DLCround-PT-09b-LTLFireability-10 10907078 m, 10174 m/sec, 23532572 t fired, . Pages in use: 472 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 DLCround-PT-09b-LTLFireability-10 10955801 m, 9744 m/sec, 23636041 t fired, . Pages in use: 472 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 DLCround-PT-09b-LTLFireability-10 10986604 m, 6160 m/sec, 23702325 t fired, . Pages in use: 472 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 103/2000 DLCround-PT-09b-LTLFireability-10 11033830 m, 9445 m/sec, 23801425 t fired, . Pages in use: 473 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 103/2000 DLCround-PT-09b-LTLFireability-10 11082613 m, 9756 m/sec, 23903788 t fired, . Pages in use: 473 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 DLCround-PT-09b-LTLFireability-10 11133307 m, 10138 m/sec, 24011553 t fired, . Pages in use: 474 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 DLCround-PT-09b-LTLFireability-10 11175239 m, 8386 m/sec, 24099851 t fired, . Pages in use: 474 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 DLCround-PT-09b-LTLFireability-10 11208417 m, 6635 m/sec, 24169321 t fired, . Pages in use: 474 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 105/2000 DLCround-PT-09b-LTLFireability-10 11259814 m, 10279 m/sec, 24279170 t fired, . Pages in use: 475 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 105/2000 DLCround-PT-09b-LTLFireability-10 11292434 m, 6524 m/sec, 24348110 t fired, . Pages in use: 475 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 106/2000 DLCround-PT-09b-LTLFireability-10 11339824 m, 9478 m/sec, 24449700 t fired, . Pages in use: 476 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 106/2000 DLCround-PT-09b-LTLFireability-10 11389894 m, 10014 m/sec, 24556734 t fired, . Pages in use: 476 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 DLCround-PT-09b-LTLFireability-10 11438492 m, 9719 m/sec, 24659838 t fired, . Pages in use: 477 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 DLCround-PT-09b-LTLFireability-10 11485725 m, 9446 m/sec, 24761011 t fired, . Pages in use: 477 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 DLCround-PT-09b-LTLFireability-10 11534360 m, 9727 m/sec, 24861454 t fired, . Pages in use: 477 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 108/2000 DLCround-PT-09b-LTLFireability-10 11583789 m, 9885 m/sec, 24966105 t fired, . Pages in use: 478 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 108/2000 DLCround-PT-09b-LTLFireability-10 11634213 m, 10084 m/sec, 25074760 t fired, . Pages in use: 478 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 109/2000 DLCround-PT-09b-LTLFireability-10 11680632 m, 9283 m/sec, 25169757 t fired, . Pages in use: 479 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 109/2000 DLCround-PT-09b-LTLFireability-10 11727902 m, 9454 m/sec, 25271509 t fired, . Pages in use: 479 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false LTL model checker[0m AG false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 110/2000 DLCround-PT-09b-LTLFireability-10 11777301 m, 9879 m/sec, 25377985 t fired, . Pages in use: 480 Visible: 16 CATEGORY VALUE PRODUCED BY[0m LTL false LTL model checker[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-09b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600220"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09b.tgz
mv DLCround-PT-09b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;