About the Execution of LoLA for DLCround-PT-09b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
10932.955 | 3600000.00 | 834682.00 | 12334.90 | ?T?TFF?F?FF?F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600219.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-09b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600219
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 13:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Apr 13 13:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Apr 13 13:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 13 13:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.3M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09b-LTLCardinality-00
FORMULA_NAME DLCround-PT-09b-LTLCardinality-01
FORMULA_NAME DLCround-PT-09b-LTLCardinality-02
FORMULA_NAME DLCround-PT-09b-LTLCardinality-03
FORMULA_NAME DLCround-PT-09b-LTLCardinality-04
FORMULA_NAME DLCround-PT-09b-LTLCardinality-05
FORMULA_NAME DLCround-PT-09b-LTLCardinality-06
FORMULA_NAME DLCround-PT-09b-LTLCardinality-07
FORMULA_NAME DLCround-PT-09b-LTLCardinality-08
FORMULA_NAME DLCround-PT-09b-LTLCardinality-09
FORMULA_NAME DLCround-PT-09b-LTLCardinality-10
FORMULA_NAME DLCround-PT-09b-LTLCardinality-11
FORMULA_NAME DLCround-PT-09b-LTLCardinality-12
FORMULA_NAME DLCround-PT-09b-LTLCardinality-13
FORMULA_NAME DLCround-PT-09b-LTLCardinality-14
FORMULA_NAME DLCround-PT-09b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717083207208
FORMULA DLCround-PT-09b-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 18 (type CNST) for 15 DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 DLCround-PT-09b-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 DLCround-PT-09b-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 18 (type CNST) for DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for DLCround-PT-09b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for DLCround-PT-09b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-03: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 DLCround-PT-09b-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for DLCround-PT-09b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 15 DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] time limit : 246 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 12 DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 12 DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 15 DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for DLCround-PT-09b-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 25 DLCround-PT-09b-LTLCardinality-07
[[35mlola[0m][I] time limit : 265 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 25 DLCround-PT-09b-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for DLCround-PT-09b-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 72 (type EXCL) for DLCround-PT-09b-LTLCardinality-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 12 DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 9 DLCround-PT-09b-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for DLCround-PT-09b-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for DLCround-PT-09b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for DLCround-PT-09b-LTLCardinality-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for DLCround-PT-09b-LTLCardinality-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 9 DLCround-PT-09b-LTLCardinality-03
[[35mlola[0m][I] time limit : 314 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DLCround-PT-09b-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for DLCround-PT-09b-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-09b-LTLCardinality-12
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCround-PT-09b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 170
[[35mlola[0m][I] fired transitions : 170
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-09b-LTLCardinality-14
[[35mlola[0m][I] time limit : 383 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for DLCround-PT-09b-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DLCround-PT-09b-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 2/383 1/2000 DLCround-PT-09b-LTLCardinality-14 1704 m, 340 m/sec, 3087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 7/383 1/2000 DLCround-PT-09b-LTLCardinality-14 5943 m, 847 m/sec, 11185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 12/383 1/2000 DLCround-PT-09b-LTLCardinality-14 11002 m, 1011 m/sec, 21077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 17/383 1/2000 DLCround-PT-09b-LTLCardinality-14 16284 m, 1056 m/sec, 31528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 22/383 1/2000 DLCround-PT-09b-LTLCardinality-14 21467 m, 1036 m/sec, 41754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 27/383 1/2000 DLCround-PT-09b-LTLCardinality-14 26519 m, 1010 m/sec, 51679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 32/383 1/2000 DLCround-PT-09b-LTLCardinality-14 32089 m, 1114 m/sec, 62786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 37/383 1/2000 DLCround-PT-09b-LTLCardinality-14 37314 m, 1045 m/sec, 73032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 42/383 1/2000 DLCround-PT-09b-LTLCardinality-14 42732 m, 1083 m/sec, 83754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 47/383 1/2000 DLCround-PT-09b-LTLCardinality-14 47585 m, 970 m/sec, 93308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 52/383 1/2000 DLCround-PT-09b-LTLCardinality-14 52643 m, 1011 m/sec, 103241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 57/383 1/2000 DLCround-PT-09b-LTLCardinality-14 58347 m, 1140 m/sec, 114601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 62/383 1/2000 DLCround-PT-09b-LTLCardinality-14 63719 m, 1074 m/sec, 125140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 67/383 1/2000 DLCround-PT-09b-LTLCardinality-14 69193 m, 1094 m/sec, 135965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 72/383 1/2000 DLCround-PT-09b-LTLCardinality-14 75572 m, 1275 m/sec, 148618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCround-PT-09b-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 77862
[[35mlola[0m][I] fired transitions : 153163
[[35mlola[0m][I] time used : 74
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 DLCround-PT-09b-LTLCardinality-15
[[35mlola[0m][I] time limit : 422 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCround-PT-09b-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-09b-LTLCardinality-13
[[35mlola[0m][I] time limit : 482 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DLCround-PT-09b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-09b-LTLCardinality-11
[[35mlola[0m][I] time limit : 563 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 3/563 4/2000 DLCround-PT-09b-LTLCardinality-11 188316 m, 37663 m/sec, 211513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 8/563 8/2000 DLCround-PT-09b-LTLCardinality-11 446709 m, 51678 m/sec, 502078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 13/563 13/2000 DLCround-PT-09b-LTLCardinality-11 701166 m, 50891 m/sec, 793853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 18/563 16/2000 DLCround-PT-09b-LTLCardinality-11 956469 m, 51060 m/sec, 1080967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 23/563 19/2000 DLCround-PT-09b-LTLCardinality-11 1207839 m, 50274 m/sec, 1367150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 28/563 22/2000 DLCround-PT-09b-LTLCardinality-11 1458431 m, 50118 m/sec, 1651863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 33/563 26/2000 DLCround-PT-09b-LTLCardinality-11 1703280 m, 48969 m/sec, 1938814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 38/563 29/2000 DLCround-PT-09b-LTLCardinality-11 1958829 m, 51109 m/sec, 2225297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 43/563 34/2000 DLCround-PT-09b-LTLCardinality-11 2216608 m, 51555 m/sec, 2515699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 48/563 38/2000 DLCround-PT-09b-LTLCardinality-11 2475416 m, 51761 m/sec, 2805841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 53/563 43/2000 DLCround-PT-09b-LTLCardinality-11 2732444 m, 51405 m/sec, 3095184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 58/563 47/2000 DLCround-PT-09b-LTLCardinality-11 2990588 m, 51628 m/sec, 3384822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 63/563 52/2000 DLCround-PT-09b-LTLCardinality-11 3248483 m, 51579 m/sec, 3675013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 68/563 56/2000 DLCround-PT-09b-LTLCardinality-11 3505257 m, 51354 m/sec, 3963332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 73/563 61/2000 DLCround-PT-09b-LTLCardinality-11 3762090 m, 51366 m/sec, 4251763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 78/563 65/2000 DLCround-PT-09b-LTLCardinality-11 4018705 m, 51323 m/sec, 4540575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 83/563 69/2000 DLCround-PT-09b-LTLCardinality-11 4274482 m, 51155 m/sec, 4827572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 88/563 74/2000 DLCround-PT-09b-LTLCardinality-11 4529054 m, 50914 m/sec, 5114475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 93/563 78/2000 DLCround-PT-09b-LTLCardinality-11 4785784 m, 51346 m/sec, 5402173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 98/563 82/2000 DLCround-PT-09b-LTLCardinality-11 5040065 m, 50856 m/sec, 5688735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 103/563 87/2000 DLCround-PT-09b-LTLCardinality-11 5295195 m, 51026 m/sec, 5975223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 108/563 91/2000 DLCround-PT-09b-LTLCardinality-11 5547240 m, 50409 m/sec, 6260392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 113/563 95/2000 DLCround-PT-09b-LTLCardinality-11 5794746 m, 49501 m/sec, 6546672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 118/563 100/2000 DLCround-PT-09b-LTLCardinality-11 6040346 m, 49120 m/sec, 6833414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 123/563 104/2000 DLCround-PT-09b-LTLCardinality-11 6282872 m, 48505 m/sec, 7118966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 128/563 108/2000 DLCround-PT-09b-LTLCardinality-11 6528395 m, 49104 m/sec, 7406523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 133/563 112/2000 DLCround-PT-09b-LTLCardinality-11 6768014 m, 47923 m/sec, 7689597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 138/563 116/2000 DLCround-PT-09b-LTLCardinality-11 7010085 m, 48414 m/sec, 7968022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 143/563 120/2000 DLCround-PT-09b-LTLCardinality-11 7255603 m, 49103 m/sec, 8245065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 148/563 124/2000 DLCround-PT-09b-LTLCardinality-11 7507661 m, 50411 m/sec, 8528147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 153/563 129/2000 DLCround-PT-09b-LTLCardinality-11 7765882 m, 51644 m/sec, 8816378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 158/563 133/2000 DLCround-PT-09b-LTLCardinality-11 8020769 m, 50977 m/sec, 9101628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 163/563 137/2000 DLCround-PT-09b-LTLCardinality-11 8267101 m, 49266 m/sec, 9382202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 168/563 141/2000 DLCround-PT-09b-LTLCardinality-11 8517598 m, 50099 m/sec, 9662586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 173/563 146/2000 DLCround-PT-09b-LTLCardinality-11 8763745 m, 49229 m/sec, 9942501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 178/563 150/2000 DLCround-PT-09b-LTLCardinality-11 9013316 m, 49914 m/sec, 10224305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 183/563 154/2000 DLCround-PT-09b-LTLCardinality-11 9267993 m, 50935 m/sec, 10508624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 188/563 159/2000 DLCround-PT-09b-LTLCardinality-11 9514488 m, 49299 m/sec, 10787929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 193/563 163/2000 DLCround-PT-09b-LTLCardinality-11 9764022 m, 49906 m/sec, 11069396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 198/563 167/2000 DLCround-PT-09b-LTLCardinality-11 10015988 m, 50393 m/sec, 11349939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 203/563 172/2000 DLCround-PT-09b-LTLCardinality-11 10279972 m, 52796 m/sec, 11636212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 208/563 177/2000 DLCround-PT-09b-LTLCardinality-11 10548634 m, 53732 m/sec, 11927499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 213/563 182/2000 DLCround-PT-09b-LTLCardinality-11 10816059 m, 53485 m/sec, 12216715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 218/563 186/2000 DLCround-PT-09b-LTLCardinality-11 11079952 m, 52778 m/sec, 12504109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 223/563 190/2000 DLCround-PT-09b-LTLCardinality-11 11342170 m, 52443 m/sec, 12790890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 228/563 194/2000 DLCround-PT-09b-LTLCardinality-11 11604320 m, 52430 m/sec, 13077757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 233/563 198/2000 DLCround-PT-09b-LTLCardinality-11 11867882 m, 52712 m/sec, 13364812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 238/563 202/2000 DLCround-PT-09b-LTLCardinality-11 12131342 m, 52692 m/sec, 13650930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 243/563 206/2000 DLCround-PT-09b-LTLCardinality-11 12391948 m, 52121 m/sec, 13936640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 248/563 209/2000 DLCround-PT-09b-LTLCardinality-11 12652329 m, 52076 m/sec, 14217673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 253/563 213/2000 DLCround-PT-09b-LTLCardinality-11 12914859 m, 52506 m/sec, 14502076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 258/563 217/2000 DLCround-PT-09b-LTLCardinality-11 13171146 m, 51257 m/sec, 14780565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 263/563 220/2000 DLCround-PT-09b-LTLCardinality-11 13403885 m, 46547 m/sec, 15033783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 268/563 224/2000 DLCround-PT-09b-LTLCardinality-11 13666570 m, 52537 m/sec, 15318892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 273/563 228/2000 DLCround-PT-09b-LTLCardinality-11 13932637 m, 53213 m/sec, 15607000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 278/563 232/2000 DLCround-PT-09b-LTLCardinality-11 14199083 m, 53289 m/sec, 15897147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 283/563 237/2000 DLCround-PT-09b-LTLCardinality-11 14465012 m, 53185 m/sec, 16185682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 288/563 241/2000 DLCround-PT-09b-LTLCardinality-11 14730159 m, 53029 m/sec, 16475731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 293/563 245/2000 DLCround-PT-09b-LTLCardinality-11 14995780 m, 53124 m/sec, 16765292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 298/563 249/2000 DLCround-PT-09b-LTLCardinality-11 15259023 m, 52648 m/sec, 17052826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 303/563 253/2000 DLCround-PT-09b-LTLCardinality-11 15528373 m, 53870 m/sec, 17342234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 308/563 256/2000 DLCround-PT-09b-LTLCardinality-11 15801814 m, 54688 m/sec, 17634252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 313/563 260/2000 DLCround-PT-09b-LTLCardinality-11 16074963 m, 54629 m/sec, 17926728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 318/563 264/2000 DLCround-PT-09b-LTLCardinality-11 16347999 m, 54607 m/sec, 18218050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 323/563 267/2000 DLCround-PT-09b-LTLCardinality-11 16621749 m, 54750 m/sec, 18509350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 328/563 271/2000 DLCround-PT-09b-LTLCardinality-11 16894241 m, 54498 m/sec, 18798618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 333/563 274/2000 DLCround-PT-09b-LTLCardinality-11 17164956 m, 54143 m/sec, 19085496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 338/563 278/2000 DLCround-PT-09b-LTLCardinality-11 17425065 m, 52021 m/sec, 19361624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 343/563 281/2000 DLCround-PT-09b-LTLCardinality-11 17681957 m, 51378 m/sec, 19635666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 348/563 284/2000 DLCround-PT-09b-LTLCardinality-11 17940180 m, 51644 m/sec, 19910632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 353/563 287/2000 DLCround-PT-09b-LTLCardinality-11 18212035 m, 54371 m/sec, 20196677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 358/563 291/2000 DLCround-PT-09b-LTLCardinality-11 18482313 m, 54055 m/sec, 20484747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 363/563 295/2000 DLCround-PT-09b-LTLCardinality-11 18749167 m, 53370 m/sec, 20770880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 368/563 298/2000 DLCround-PT-09b-LTLCardinality-11 18993321 m, 48830 m/sec, 21033825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 373/563 301/2000 DLCround-PT-09b-LTLCardinality-11 19256813 m, 52698 m/sec, 21315522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 378/563 305/2000 DLCround-PT-09b-LTLCardinality-11 19525238 m, 53685 m/sec, 21599725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 383/563 308/2000 DLCround-PT-09b-LTLCardinality-11 19778519 m, 50656 m/sec, 21873411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 388/563 311/2000 DLCround-PT-09b-LTLCardinality-11 20037992 m, 51894 m/sec, 22150367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 393/563 315/2000 DLCround-PT-09b-LTLCardinality-11 20304128 m, 53227 m/sec, 22435184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 398/563 318/2000 DLCround-PT-09b-LTLCardinality-11 20571035 m, 53381 m/sec, 22723691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 403/563 321/2000 DLCround-PT-09b-LTLCardinality-11 20837198 m, 53232 m/sec, 23010152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 408/563 325/2000 DLCround-PT-09b-LTLCardinality-11 21108138 m, 54188 m/sec, 23297902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 413/563 328/2000 DLCround-PT-09b-LTLCardinality-11 21376967 m, 53765 m/sec, 23587258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 418/563 331/2000 DLCround-PT-09b-LTLCardinality-11 21647167 m, 54040 m/sec, 23874808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 423/563 335/2000 DLCround-PT-09b-LTLCardinality-11 21917313 m, 54029 m/sec, 24164300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 428/563 338/2000 DLCround-PT-09b-LTLCardinality-11 22188898 m, 54317 m/sec, 24453294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 433/563 341/2000 DLCround-PT-09b-LTLCardinality-11 22460138 m, 54248 m/sec, 24741255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 438/563 345/2000 DLCround-PT-09b-LTLCardinality-11 22728720 m, 53716 m/sec, 25029797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 443/563 349/2000 DLCround-PT-09b-LTLCardinality-11 23000101 m, 54276 m/sec, 25318086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 448/563 352/2000 DLCround-PT-09b-LTLCardinality-11 23271830 m, 54345 m/sec, 25606717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 453/563 355/2000 DLCround-PT-09b-LTLCardinality-11 23539363 m, 53506 m/sec, 25895264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 458/563 359/2000 DLCround-PT-09b-LTLCardinality-11 23808205 m, 53768 m/sec, 26182085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 463/563 362/2000 DLCround-PT-09b-LTLCardinality-11 24075196 m, 53398 m/sec, 26469941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 468/563 366/2000 DLCround-PT-09b-LTLCardinality-11 24347417 m, 54444 m/sec, 26759158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 473/563 369/2000 DLCround-PT-09b-LTLCardinality-11 24618021 m, 54120 m/sec, 27049282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 478/563 373/2000 DLCround-PT-09b-LTLCardinality-11 24883504 m, 53096 m/sec, 27336071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 483/563 376/2000 DLCround-PT-09b-LTLCardinality-11 25151141 m, 53527 m/sec, 27623253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 488/563 380/2000 DLCround-PT-09b-LTLCardinality-11 25422342 m, 54240 m/sec, 27911209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 493/563 384/2000 DLCround-PT-09b-LTLCardinality-11 25693409 m, 54213 m/sec, 28200402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 498/563 387/2000 DLCround-PT-09b-LTLCardinality-11 25963514 m, 54021 m/sec, 28486017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 503/563 391/2000 DLCround-PT-09b-LTLCardinality-11 26229016 m, 53100 m/sec, 28771697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 508/563 394/2000 DLCround-PT-09b-LTLCardinality-11 26489390 m, 52074 m/sec, 29053674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 513/563 397/2000 DLCround-PT-09b-LTLCardinality-11 26752601 m, 52642 m/sec, 29336669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 518/563 401/2000 DLCround-PT-09b-LTLCardinality-11 27016083 m, 52696 m/sec, 29617512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 523/563 404/2000 DLCround-PT-09b-LTLCardinality-11 27277370 m, 52257 m/sec, 29894767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 528/563 407/2000 DLCround-PT-09b-LTLCardinality-11 27529145 m, 50355 m/sec, 30161361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 533/563 410/2000 DLCround-PT-09b-LTLCardinality-11 27790992 m, 52369 m/sec, 30438702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 538/563 414/2000 DLCround-PT-09b-LTLCardinality-11 28053237 m, 52449 m/sec, 30717079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 543/563 417/2000 DLCround-PT-09b-LTLCardinality-11 28311831 m, 51718 m/sec, 30995022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 548/563 420/2000 DLCround-PT-09b-LTLCardinality-11 28566865 m, 51006 m/sec, 31270588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 553/563 424/2000 DLCround-PT-09b-LTLCardinality-11 28826558 m, 51938 m/sec, 31548214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 558/563 427/2000 DLCround-PT-09b-LTLCardinality-11 29088623 m, 52413 m/sec, 31826300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 563/563 431/2000 DLCround-PT-09b-LTLCardinality-11 29348784 m, 52032 m/sec, 32104953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for DLCround-PT-09b-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-09b-LTLCardinality-08
[[35mlola[0m][I] time limit : 562 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-09b-LTLCardinality-11
[[35mlola[0m][I] time limit : 2812 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCround-PT-09b-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/562 5/5 DLCround-PT-09b-LTLCardinality-11 250472 m, -5819662 m/sec, 280845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for DLCround-PT-09b-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-09b-LTLCardinality-06
[[35mlola[0m][I] time limit : 700 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for DLCround-PT-09b-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-09b-LTLCardinality-02
[[35mlola[0m][I] time limit : 934 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCround-PT-09b-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-09b-LTLCardinality-00
[[35mlola[0m][I] time limit : 1401 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCround-PT-09b-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112
[[35mlola[0m][I] fired transitions : 113
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 49 DLCround-PT-09b-LTLCardinality-15
[[35mlola[0m][I] time limit : 2802 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DLCround-PT-09b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 173
[[35mlola[0m][I] fired transitions : 174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-LTLCardinality-05: CONJ false state space[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-09b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600219"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09b.tgz
mv DLCround-PT-09b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;