About the Execution of LoLA for DLCround-PT-09b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.224 | 774417.00 | 766999.00 | 3205.20 | ???FT?T?????F??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-09b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600218
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 13:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Apr 13 13:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Apr 13 13:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 13 13:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.3M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-00
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-01
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-02
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-03
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-04
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-05
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-06
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-07
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-08
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-09
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-10
FORMULA_NAME DLCround-PT-09b-CTLFireability-2024-11
FORMULA_NAME DLCround-PT-09b-CTLFireability-2023-12
FORMULA_NAME DLCround-PT-09b-CTLFireability-2023-13
FORMULA_NAME DLCround-PT-09b-CTLFireability-2023-14
FORMULA_NAME DLCround-PT-09b-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717082418256
FORMULA DLCround-PT-09b-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717083192673
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-06: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-09b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 22 DLCround-PT-09b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 9 DLCround-PT-09b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 9 DLCround-PT-09b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for DLCround-PT-09b-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 44
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 9 DLCround-PT-09b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for DLCround-PT-09b-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for DLCround-PT-09b-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 22 DLCround-PT-09b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 172
[[35mlola[0m][I] fired transitions : 172
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for DLCround-PT-09b-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-09b-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCround-PT-09b-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-09b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for DLCround-PT-09b-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for DLCround-PT-09b-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 47 DLCround-PT-09b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 2/297 2/2000 DLCround-PT-09b-CTLFireability-2024-01 51301 m, 10260 m/sec, 55198 t fired, .
[[35mlola[0m][.] 66 EF STEQ 2/3566 0/5 DLCround-PT-09b-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for DLCround-PT-09b-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 7/297 6/2000 DLCround-PT-09b-CTLFireability-2024-01 310742 m, 51888 m/sec, 335711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 12/297 10/2000 DLCround-PT-09b-CTLFireability-2024-01 584395 m, 54730 m/sec, 631923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 17/297 14/2000 DLCround-PT-09b-CTLFireability-2024-01 843966 m, 51914 m/sec, 913583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 22/297 18/2000 DLCround-PT-09b-CTLFireability-2024-01 1115553 m, 54317 m/sec, 1209647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 27/297 21/2000 DLCround-PT-09b-CTLFireability-2024-01 1383825 m, 53654 m/sec, 1500554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 32/297 24/2000 DLCround-PT-09b-CTLFireability-2024-01 1653116 m, 53858 m/sec, 1793073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 37/297 28/2000 DLCround-PT-09b-CTLFireability-2024-01 1921015 m, 53579 m/sec, 2085977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 42/297 33/2000 DLCround-PT-09b-CTLFireability-2024-01 2181815 m, 52160 m/sec, 2368668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 47/297 38/2000 DLCround-PT-09b-CTLFireability-2024-01 2458113 m, 55259 m/sec, 2667511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 52/297 43/2000 DLCround-PT-09b-CTLFireability-2024-01 2733792 m, 55135 m/sec, 2966422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 57/297 48/2000 DLCround-PT-09b-CTLFireability-2024-01 3008152 m, 54872 m/sec, 3263540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 62/297 53/2000 DLCround-PT-09b-CTLFireability-2024-01 3281631 m, 54695 m/sec, 3559194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 67/297 58/2000 DLCround-PT-09b-CTLFireability-2024-01 3553246 m, 54323 m/sec, 3854275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 72/297 62/2000 DLCround-PT-09b-CTLFireability-2024-01 3822712 m, 53893 m/sec, 4146263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 77/297 65/2000 DLCround-PT-09b-CTLFireability-2024-01 4089312 m, 53320 m/sec, 4434716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 82/297 68/2000 DLCround-PT-09b-CTLFireability-2024-01 4355946 m, 53326 m/sec, 4723867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 87/297 71/2000 DLCround-PT-09b-CTLFireability-2024-01 4620866 m, 52984 m/sec, 5011931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 92/297 75/2000 DLCround-PT-09b-CTLFireability-2024-01 4886200 m, 53066 m/sec, 5300469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 97/297 79/2000 DLCround-PT-09b-CTLFireability-2024-01 5154919 m, 53743 m/sec, 5593069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 102/297 82/2000 DLCround-PT-09b-CTLFireability-2024-01 5418914 m, 52799 m/sec, 5881211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 107/297 86/2000 DLCround-PT-09b-CTLFireability-2024-01 5682542 m, 52725 m/sec, 6169468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 112/297 89/2000 DLCround-PT-09b-CTLFireability-2024-01 5946277 m, 52747 m/sec, 6457205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 117/297 92/2000 DLCround-PT-09b-CTLFireability-2024-01 6209599 m, 52664 m/sec, 6744400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 122/297 96/2000 DLCround-PT-09b-CTLFireability-2024-01 6472827 m, 52645 m/sec, 7032842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 127/297 101/2000 DLCround-PT-09b-CTLFireability-2024-01 6738016 m, 53037 m/sec, 7322235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 132/297 106/2000 DLCround-PT-09b-CTLFireability-2024-01 7004581 m, 53313 m/sec, 7613844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 137/297 110/2000 DLCround-PT-09b-CTLFireability-2024-01 7269916 m, 53067 m/sec, 7903955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 142/297 114/2000 DLCround-PT-09b-CTLFireability-2024-01 7531746 m, 52366 m/sec, 8191287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 147/297 117/2000 DLCround-PT-09b-CTLFireability-2024-01 7794206 m, 52492 m/sec, 8478253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 152/297 122/2000 DLCround-PT-09b-CTLFireability-2024-01 8060039 m, 53166 m/sec, 8768548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 157/297 127/2000 DLCround-PT-09b-CTLFireability-2024-01 8357980 m, 59588 m/sec, 9093836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 162/297 131/2000 DLCround-PT-09b-CTLFireability-2024-01 8656589 m, 59721 m/sec, 9421232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 167/297 136/2000 DLCround-PT-09b-CTLFireability-2024-01 8956851 m, 60052 m/sec, 9749774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 172/297 142/2000 DLCround-PT-09b-CTLFireability-2024-01 9256652 m, 59960 m/sec, 10077937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 177/297 148/2000 DLCround-PT-09b-CTLFireability-2024-01 9556579 m, 59985 m/sec, 10405717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 182/297 155/2000 DLCround-PT-09b-CTLFireability-2024-01 9857147 m, 60113 m/sec, 10735341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 187/297 161/2000 DLCround-PT-09b-CTLFireability-2024-01 10154371 m, 59444 m/sec, 11062003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 192/297 166/2000 DLCround-PT-09b-CTLFireability-2024-01 10453103 m, 59746 m/sec, 11388191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 197/297 172/2000 DLCround-PT-09b-CTLFireability-2024-01 10752309 m, 59841 m/sec, 11715961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 202/297 177/2000 DLCround-PT-09b-CTLFireability-2024-01 11049544 m, 59447 m/sec, 12040972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 207/297 180/2000 DLCround-PT-09b-CTLFireability-2024-01 11342979 m, 58687 m/sec, 12363604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 212/297 184/2000 DLCround-PT-09b-CTLFireability-2024-01 11636610 m, 58726 m/sec, 12685823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 217/297 190/2000 DLCround-PT-09b-CTLFireability-2024-01 11938195 m, 60317 m/sec, 13016314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 222/297 194/2000 DLCround-PT-09b-CTLFireability-2024-01 12233366 m, 59034 m/sec, 13341329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 227/297 199/2000 DLCround-PT-09b-CTLFireability-2024-01 12529617 m, 59250 m/sec, 13668130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 232/297 203/2000 DLCround-PT-09b-CTLFireability-2024-01 12825138 m, 59104 m/sec, 13991272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 237/297 206/2000 DLCround-PT-09b-CTLFireability-2024-01 13118069 m, 58586 m/sec, 14311818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 242/297 210/2000 DLCround-PT-09b-CTLFireability-2024-01 13412711 m, 58928 m/sec, 14634232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 247/297 215/2000 DLCround-PT-09b-CTLFireability-2024-01 13711669 m, 59791 m/sec, 14961200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 252/297 220/2000 DLCround-PT-09b-CTLFireability-2024-01 14009268 m, 59519 m/sec, 15286729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 257/297 224/2000 DLCround-PT-09b-CTLFireability-2024-01 14304581 m, 59062 m/sec, 15610327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 262/297 228/2000 DLCround-PT-09b-CTLFireability-2024-01 14598121 m, 58708 m/sec, 15933645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 267/297 233/2000 DLCround-PT-09b-CTLFireability-2024-01 14889370 m, 58249 m/sec, 16256856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 272/297 237/2000 DLCround-PT-09b-CTLFireability-2024-01 15170582 m, 56242 m/sec, 16565097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 277/297 241/2000 DLCround-PT-09b-CTLFireability-2024-01 15462818 m, 58447 m/sec, 16885495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 282/297 245/2000 DLCround-PT-09b-CTLFireability-2024-01 15752632 m, 57962 m/sec, 17203347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 287/297 247/2000 DLCround-PT-09b-CTLFireability-2024-01 16039890 m, 57451 m/sec, 17519715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 292/297 251/2000 DLCround-PT-09b-CTLFireability-2024-01 16331788 m, 58379 m/sec, 17839987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 297/297 254/2000 DLCround-PT-09b-CTLFireability-2024-01 16625926 m, 58827 m/sec, 18160771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-13: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 47 DLCround-PT-09b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 3264 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for DLCround-PT-09b-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 110
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 4/296 5/5 DLCround-PT-09b-CTLFireability-2024-01 243950 m, -3276395 m/sec, 263489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-09b-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCround-PT-09b-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 219
[[35mlola[0m][I] fired transitions : 439
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-09b-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 903
[[35mlola[0m][I] fired transitions : 1587
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-09b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 406 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DLCround-PT-09b-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 DLCround-PT-09b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 464 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/464 4/2000 DLCround-PT-09b-CTLFireability-2024-09 270652 m, 54130 m/sec, 290728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/464 7/2000 DLCround-PT-09b-CTLFireability-2024-09 561236 m, 58116 m/sec, 603858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/464 10/2000 DLCround-PT-09b-CTLFireability-2024-09 849128 m, 57578 m/sec, 913771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 20/464 12/2000 DLCround-PT-09b-CTLFireability-2024-09 1136119 m, 57398 m/sec, 1222774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 25/464 13/2000 DLCround-PT-09b-CTLFireability-2024-09 1420035 m, 56783 m/sec, 1528880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 30/464 16/2000 DLCround-PT-09b-CTLFireability-2024-09 1706432 m, 57279 m/sec, 1836665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 35/464 19/2000 DLCround-PT-09b-CTLFireability-2024-09 1993351 m, 57383 m/sec, 2146270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 40/464 22/2000 DLCround-PT-09b-CTLFireability-2024-09 2282518 m, 57833 m/sec, 2457671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 45/464 25/2000 DLCround-PT-09b-CTLFireability-2024-09 2567817 m, 57059 m/sec, 2765155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 50/464 28/2000 DLCround-PT-09b-CTLFireability-2024-09 2851758 m, 56788 m/sec, 3072081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 55/464 31/2000 DLCround-PT-09b-CTLFireability-2024-09 3133032 m, 56254 m/sec, 3376644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 60/464 34/2000 DLCround-PT-09b-CTLFireability-2024-09 3417083 m, 56810 m/sec, 3683948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 65/464 37/2000 DLCround-PT-09b-CTLFireability-2024-09 3704386 m, 57460 m/sec, 3993468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 70/464 40/2000 DLCround-PT-09b-CTLFireability-2024-09 3997782 m, 58679 m/sec, 4308098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 75/464 43/2000 DLCround-PT-09b-CTLFireability-2024-09 4291139 m, 58671 m/sec, 4622963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 80/464 46/2000 DLCround-PT-09b-CTLFireability-2024-09 4581221 m, 58016 m/sec, 4935857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 85/464 50/2000 DLCround-PT-09b-CTLFireability-2024-09 4868891 m, 57534 m/sec, 5246807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 90/464 52/2000 DLCround-PT-09b-CTLFireability-2024-09 5155631 m, 57348 m/sec, 5556501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 95/464 55/2000 DLCround-PT-09b-CTLFireability-2024-09 5443805 m, 57634 m/sec, 5866721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 100/464 58/2000 DLCround-PT-09b-CTLFireability-2024-09 5728619 m, 56962 m/sec, 6175218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 105/464 61/2000 DLCround-PT-09b-CTLFireability-2024-09 6014840 m, 57244 m/sec, 6483292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 110/464 64/2000 DLCround-PT-09b-CTLFireability-2024-09 6289710 m, 54974 m/sec, 6780105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 115/464 67/2000 DLCround-PT-09b-CTLFireability-2024-09 6576212 m, 57300 m/sec, 7088455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 120/464 70/2000 DLCround-PT-09b-CTLFireability-2024-09 6859379 m, 56633 m/sec, 7395583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 125/464 73/2000 DLCround-PT-09b-CTLFireability-2024-09 7141507 m, 56425 m/sec, 7700853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 130/464 76/2000 DLCround-PT-09b-CTLFireability-2024-09 7433639 m, 58426 m/sec, 8014500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 135/464 78/2000 DLCround-PT-09b-CTLFireability-2024-09 7719837 m, 57239 m/sec, 8322526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 140/464 81/2000 DLCround-PT-09b-CTLFireability-2024-09 8003725 m, 56777 m/sec, 8629844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 145/464 85/2000 DLCround-PT-09b-CTLFireability-2024-09 8296030 m, 58461 m/sec, 8945273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 150/464 88/2000 DLCround-PT-09b-CTLFireability-2024-09 8585593 m, 57912 m/sec, 9257018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 155/464 91/2000 DLCround-PT-09b-CTLFireability-2024-09 8875530 m, 57987 m/sec, 9569358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 160/464 94/2000 DLCround-PT-09b-CTLFireability-2024-09 9163460 m, 57586 m/sec, 9879946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 165/464 97/2000 DLCround-PT-09b-CTLFireability-2024-09 9451129 m, 57533 m/sec, 10190513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 170/464 100/2000 DLCround-PT-09b-CTLFireability-2024-09 9737298 m, 57233 m/sec, 10499191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 175/464 104/2000 DLCround-PT-09b-CTLFireability-2024-09 10023818 m, 57304 m/sec, 10809647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 180/464 106/2000 DLCround-PT-09b-CTLFireability-2024-09 10308763 m, 56989 m/sec, 11117180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 185/464 109/2000 DLCround-PT-09b-CTLFireability-2024-09 10586304 m, 55508 m/sec, 11417742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 190/464 112/2000 DLCround-PT-09b-CTLFireability-2024-09 10869909 m, 56721 m/sec, 11724903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 195/464 116/2000 DLCround-PT-09b-CTLFireability-2024-09 11153449 m, 56708 m/sec, 12032172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 200/464 118/2000 DLCround-PT-09b-CTLFireability-2024-09 11425776 m, 54465 m/sec, 12326225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 205/464 121/2000 DLCround-PT-09b-CTLFireability-2024-09 11711368 m, 57118 m/sec, 12636601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 210/464 123/2000 DLCround-PT-09b-CTLFireability-2024-09 11994414 m, 56609 m/sec, 12940764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 215/464 126/2000 DLCround-PT-09b-CTLFireability-2024-09 12274509 m, 56019 m/sec, 13245913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 220/464 129/2000 DLCround-PT-09b-CTLFireability-2024-09 12557394 m, 56577 m/sec, 13550896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 225/464 132/2000 DLCround-PT-09b-CTLFireability-2024-09 12848664 m, 58254 m/sec, 13863945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 230/464 135/2000 DLCround-PT-09b-CTLFireability-2024-09 13136103 m, 57487 m/sec, 14172440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 235/464 138/2000 DLCround-PT-09b-CTLFireability-2024-09 13425392 m, 57857 m/sec, 14484063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 240/464 142/2000 DLCround-PT-09b-CTLFireability-2024-09 13713721 m, 57665 m/sec, 14793793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 245/464 145/2000 DLCround-PT-09b-CTLFireability-2024-09 13998260 m, 56907 m/sec, 15100807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 250/464 147/2000 DLCround-PT-09b-CTLFireability-2024-09 14281732 m, 56694 m/sec, 15406074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 255/464 149/2000 DLCround-PT-09b-CTLFireability-2024-09 14565243 m, 56702 m/sec, 15711430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 260/464 151/2000 DLCround-PT-09b-CTLFireability-2024-09 14850107 m, 56972 m/sec, 16017955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 265/464 154/2000 DLCround-PT-09b-CTLFireability-2024-09 15132603 m, 56499 m/sec, 16323190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 270/464 157/2000 DLCround-PT-09b-CTLFireability-2024-09 15413053 m, 56090 m/sec, 16626794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 275/464 160/2000 DLCround-PT-09b-CTLFireability-2024-09 15684463 m, 54282 m/sec, 16920743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 280/464 162/2000 DLCround-PT-09b-CTLFireability-2024-09 15959297 m, 54966 m/sec, 17217705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 285/464 165/2000 DLCround-PT-09b-CTLFireability-2024-09 16239370 m, 56014 m/sec, 17520795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 290/464 168/2000 DLCround-PT-09b-CTLFireability-2024-09 16531293 m, 58384 m/sec, 17834842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 295/464 172/2000 DLCround-PT-09b-CTLFireability-2024-09 16819993 m, 57740 m/sec, 18146243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 300/464 175/2000 DLCround-PT-09b-CTLFireability-2024-09 17104707 m, 56942 m/sec, 18453412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 305/464 177/2000 DLCround-PT-09b-CTLFireability-2024-09 17383212 m, 55701 m/sec, 18753306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 310/464 180/2000 DLCround-PT-09b-CTLFireability-2024-09 17652406 m, 53838 m/sec, 19044796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 315/464 182/2000 DLCround-PT-09b-CTLFireability-2024-09 17930291 m, 55577 m/sec, 19344812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 320/464 184/2000 DLCround-PT-09b-CTLFireability-2024-09 18197378 m, 53417 m/sec, 19633251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 325/464 186/2000 DLCround-PT-09b-CTLFireability-2024-09 18462888 m, 53102 m/sec, 19918787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 330/464 189/2000 DLCround-PT-09b-CTLFireability-2024-09 18743360 m, 56094 m/sec, 20223026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 335/464 191/2000 DLCround-PT-09b-CTLFireability-2024-09 19008176 m, 52963 m/sec, 20509189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 340/464 194/2000 DLCround-PT-09b-CTLFireability-2024-09 19271317 m, 52628 m/sec, 20794952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 345/464 197/2000 DLCround-PT-09b-CTLFireability-2024-09 19549807 m, 55698 m/sec, 21097412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 350/464 199/2000 DLCround-PT-09b-CTLFireability-2024-09 19817432 m, 53525 m/sec, 21386867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 355/464 201/2000 DLCround-PT-09b-CTLFireability-2024-09 20096990 m, 55911 m/sec, 21688510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 360/464 204/2000 DLCround-PT-09b-CTLFireability-2024-09 20377519 m, 56105 m/sec, 21992267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 365/464 207/2000 DLCround-PT-09b-CTLFireability-2024-09 20660893 m, 56674 m/sec, 22299210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 370/464 210/2000 DLCround-PT-09b-CTLFireability-2024-09 20943094 m, 56440 m/sec, 22604783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 375/464 213/2000 DLCround-PT-09b-CTLFireability-2024-09 21213364 m, 54054 m/sec, 22899433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-06: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09b-CTLFireability-2023-13: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09b-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09b-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 381/464 215/2000 DLCround-PT-09b-CTLFireability-2024-09 21404963 m, 38319 m/sec, 23107505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-09b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09b.tgz
mv DLCround-PT-09b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;