About the Execution of LoLA for DLCround-PT-09a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16196.855 | 470616.00 | 476425.00 | 1761.30 | ?T?F?F??F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600212.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-09a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600212
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 15:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 13 15:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Apr 13 14:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 14:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 566K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09a-LTLFireability-00
FORMULA_NAME DLCround-PT-09a-LTLFireability-01
FORMULA_NAME DLCround-PT-09a-LTLFireability-02
FORMULA_NAME DLCround-PT-09a-LTLFireability-03
FORMULA_NAME DLCround-PT-09a-LTLFireability-04
FORMULA_NAME DLCround-PT-09a-LTLFireability-05
FORMULA_NAME DLCround-PT-09a-LTLFireability-06
FORMULA_NAME DLCround-PT-09a-LTLFireability-07
FORMULA_NAME DLCround-PT-09a-LTLFireability-08
FORMULA_NAME DLCround-PT-09a-LTLFireability-09
FORMULA_NAME DLCround-PT-09a-LTLFireability-10
FORMULA_NAME DLCround-PT-09a-LTLFireability-11
FORMULA_NAME DLCround-PT-09a-LTLFireability-12
FORMULA_NAME DLCround-PT-09a-LTLFireability-13
FORMULA_NAME DLCround-PT-09a-LTLFireability-14
FORMULA_NAME DLCround-PT-09a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717081934102
FORMULA DLCround-PT-09a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717082404718
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 9 DLCround-PT-09a-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 DLCround-PT-09a-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for DLCround-PT-09a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 76 (type SRCH) for DLCround-PT-09a-LTLFireability-03 (obsolete)
[*** LOG ERROR #0001 ***] [2024-05-30 15:12:14] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 62 DLCround-PT-09a-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for DLCround-PT-09a-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 23 DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 23 DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 23 DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for DLCround-PT-09a-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type EXCL) for DLCround-PT-09a-LTLFireability-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09a-LTLFireability-01
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for DLCround-PT-09a-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCround-PT-09a-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 40 DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 40 DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 40 DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 83 (type FNDP) for DLCround-PT-09a-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for DLCround-PT-09a-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-09a-LTLFireability-02
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCround-PT-09a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 1783
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-09a-LTLFireability-00
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCround-PT-09a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCround-PT-09a-LTLFireability-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for DLCround-PT-09a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-09a-LTLFireability-07
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for DLCround-PT-09a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-09a-LTLFireability-09
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DLCround-PT-09a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 DLCround-PT-09a-LTLFireability-06
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DLCround-PT-09a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCround-PT-09a-LTLFireability-13
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCround-PT-09a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 DLCround-PT-09a-LTLFireability-04
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for DLCround-PT-09a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for DLCround-PT-09a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 DLCround-PT-09a-LTLFireability-15
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 4/599 2/2000 DLCround-PT-09a-LTLFireability-15 196705 m, 39341 m/sec, 3153795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 9/599 3/2000 DLCround-PT-09a-LTLFireability-15 424088 m, 45476 m/sec, 7280165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 14/599 5/2000 DLCround-PT-09a-LTLFireability-15 659900 m, 47162 m/sec, 11502449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 19/599 6/2000 DLCround-PT-09a-LTLFireability-15 895607 m, 47141 m/sec, 15921763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 24/599 8/2000 DLCround-PT-09a-LTLFireability-15 1128158 m, 46510 m/sec, 20571918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 29/599 9/2000 DLCround-PT-09a-LTLFireability-15 1351304 m, 44629 m/sec, 25130058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 34/599 11/2000 DLCround-PT-09a-LTLFireability-15 1583498 m, 46438 m/sec, 29694424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 39/599 12/2000 DLCround-PT-09a-LTLFireability-15 1803058 m, 43912 m/sec, 34198175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 44/599 14/2000 DLCround-PT-09a-LTLFireability-15 2020882 m, 43564 m/sec, 38690493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 49/599 15/2000 DLCround-PT-09a-LTLFireability-15 2232599 m, 42343 m/sec, 43165045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 54/599 16/2000 DLCround-PT-09a-LTLFireability-15 2441288 m, 41737 m/sec, 47565432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 59/599 18/2000 DLCround-PT-09a-LTLFireability-15 2661418 m, 44026 m/sec, 52056276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 64/599 19/2000 DLCround-PT-09a-LTLFireability-15 2887493 m, 45215 m/sec, 56330143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 69/599 21/2000 DLCround-PT-09a-LTLFireability-15 3091270 m, 40755 m/sec, 60658914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 74/599 22/2000 DLCround-PT-09a-LTLFireability-15 3309428 m, 43631 m/sec, 64974108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 79/599 23/2000 DLCround-PT-09a-LTLFireability-15 3528666 m, 43847 m/sec, 69325262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 84/599 25/2000 DLCround-PT-09a-LTLFireability-15 3770362 m, 48339 m/sec, 73543085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 89/599 27/2000 DLCround-PT-09a-LTLFireability-15 4006773 m, 47282 m/sec, 77746757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 94/599 28/2000 DLCround-PT-09a-LTLFireability-15 4239541 m, 46553 m/sec, 81971551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 99/599 29/2000 DLCround-PT-09a-LTLFireability-15 4462053 m, 44502 m/sec, 86060532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 104/599 31/2000 DLCround-PT-09a-LTLFireability-15 4697533 m, 47096 m/sec, 90074141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 109/599 32/2000 DLCround-PT-09a-LTLFireability-15 4930436 m, 46580 m/sec, 94228651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 114/599 34/2000 DLCround-PT-09a-LTLFireability-15 5168032 m, 47519 m/sec, 98395851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 119/599 36/2000 DLCround-PT-09a-LTLFireability-15 5419317 m, 50257 m/sec, 102464481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 124/599 37/2000 DLCround-PT-09a-LTLFireability-15 5649541 m, 46044 m/sec, 106571681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 129/599 39/2000 DLCround-PT-09a-LTLFireability-15 5863528 m, 42797 m/sec, 110571979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 134/599 40/2000 DLCround-PT-09a-LTLFireability-15 6092546 m, 45803 m/sec, 114842506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 139/599 41/2000 DLCround-PT-09a-LTLFireability-15 6311261 m, 43743 m/sec, 119330000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 144/599 43/2000 DLCround-PT-09a-LTLFireability-15 6516162 m, 40980 m/sec, 123656465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 149/599 44/2000 DLCround-PT-09a-LTLFireability-15 6718024 m, 40372 m/sec, 127939357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 154/599 45/2000 DLCround-PT-09a-LTLFireability-15 6926377 m, 41670 m/sec, 132187694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 159/599 47/2000 DLCround-PT-09a-LTLFireability-15 7137148 m, 42154 m/sec, 136464939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 164/599 48/2000 DLCround-PT-09a-LTLFireability-15 7346085 m, 41787 m/sec, 140677933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 169/599 49/2000 DLCround-PT-09a-LTLFireability-15 7546236 m, 40030 m/sec, 144839287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 174/599 51/2000 DLCround-PT-09a-LTLFireability-15 7747892 m, 40331 m/sec, 149008000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 179/599 52/2000 DLCround-PT-09a-LTLFireability-15 7947817 m, 39985 m/sec, 153199203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 184/599 53/2000 DLCround-PT-09a-LTLFireability-15 8146620 m, 39760 m/sec, 157349686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 189/599 55/2000 DLCround-PT-09a-LTLFireability-15 8349276 m, 40531 m/sec, 161538861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 194/599 56/2000 DLCround-PT-09a-LTLFireability-15 8552755 m, 40695 m/sec, 165831102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 199/599 57/2000 DLCround-PT-09a-LTLFireability-15 8757554 m, 40959 m/sec, 170198416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 204/599 59/2000 DLCround-PT-09a-LTLFireability-15 8973471 m, 43183 m/sec, 174387812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 209/599 60/2000 DLCround-PT-09a-LTLFireability-15 9192421 m, 43790 m/sec, 178500112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 214/599 62/2000 DLCround-PT-09a-LTLFireability-15 9400809 m, 41677 m/sec, 182757146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 219/599 63/2000 DLCround-PT-09a-LTLFireability-15 9642469 m, 48332 m/sec, 187251556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 224/599 65/2000 DLCround-PT-09a-LTLFireability-15 9869709 m, 45448 m/sec, 191744609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 229/599 66/2000 DLCround-PT-09a-LTLFireability-15 10093440 m, 44746 m/sec, 196128198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 234/599 67/2000 DLCround-PT-09a-LTLFireability-15 10298080 m, 40928 m/sec, 200307866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 239/599 69/2000 DLCround-PT-09a-LTLFireability-15 10492503 m, 38884 m/sec, 204457537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 244/599 70/2000 DLCround-PT-09a-LTLFireability-15 10694197 m, 40338 m/sec, 208637128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 249/599 71/2000 DLCround-PT-09a-LTLFireability-15 10897464 m, 40653 m/sec, 212850903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 254/599 73/2000 DLCround-PT-09a-LTLFireability-15 11103835 m, 41274 m/sec, 217108859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 259/599 74/2000 DLCround-PT-09a-LTLFireability-15 11300229 m, 39278 m/sec, 221274733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 264/599 75/2000 DLCround-PT-09a-LTLFireability-15 11505639 m, 41082 m/sec, 225475018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 269/599 76/2000 DLCround-PT-09a-LTLFireability-15 11700033 m, 38878 m/sec, 229627763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 274/599 78/2000 DLCround-PT-09a-LTLFireability-15 11899301 m, 39853 m/sec, 233887717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 279/599 79/2000 DLCround-PT-09a-LTLFireability-15 12126776 m, 45495 m/sec, 238021382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 284/599 81/2000 DLCround-PT-09a-LTLFireability-15 12333779 m, 41400 m/sec, 241841338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 289/599 82/2000 DLCround-PT-09a-LTLFireability-15 12554005 m, 44045 m/sec, 245838683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 294/599 83/2000 DLCround-PT-09a-LTLFireability-15 12778504 m, 44899 m/sec, 249851841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 299/599 85/2000 DLCround-PT-09a-LTLFireability-15 13009657 m, 46230 m/sec, 253764960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 304/599 87/2000 DLCround-PT-09a-LTLFireability-15 13253421 m, 48752 m/sec, 257728047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 309/599 88/2000 DLCround-PT-09a-LTLFireability-15 13491364 m, 47588 m/sec, 261816001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 314/599 89/2000 DLCround-PT-09a-LTLFireability-15 13707713 m, 43269 m/sec, 265742995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 319/599 91/2000 DLCround-PT-09a-LTLFireability-15 13923502 m, 43157 m/sec, 269675859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 324/599 92/2000 DLCround-PT-09a-LTLFireability-15 14129769 m, 41253 m/sec, 273648436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 329/599 94/2000 DLCround-PT-09a-LTLFireability-15 14335104 m, 41067 m/sec, 277887947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 334/599 95/2000 DLCround-PT-09a-LTLFireability-15 14533181 m, 39615 m/sec, 281949837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 339/599 96/2000 DLCround-PT-09a-LTLFireability-15 14774941 m, 48352 m/sec, 285964095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 344/599 98/2000 DLCround-PT-09a-LTLFireability-15 14994253 m, 43862 m/sec, 289933479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 349/599 99/2000 DLCround-PT-09a-LTLFireability-15 15201987 m, 41546 m/sec, 293684502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 354/599 100/2000 DLCround-PT-09a-LTLFireability-15 15403818 m, 40366 m/sec, 297787900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 359/599 102/2000 DLCround-PT-09a-LTLFireability-15 15607628 m, 40762 m/sec, 301972332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 364/599 103/2000 DLCround-PT-09a-LTLFireability-15 15804945 m, 39463 m/sec, 306088783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 369/599 104/2000 DLCround-PT-09a-LTLFireability-15 16011203 m, 41251 m/sec, 310257955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 374/599 106/2000 DLCround-PT-09a-LTLFireability-15 16201719 m, 38103 m/sec, 314293087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 379/599 107/2000 DLCround-PT-09a-LTLFireability-15 16397124 m, 39081 m/sec, 318406835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 384/599 108/2000 DLCround-PT-09a-LTLFireability-15 16589570 m, 38489 m/sec, 322532359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 389/599 109/2000 DLCround-PT-09a-LTLFireability-15 16791494 m, 40384 m/sec, 326585998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 394/599 111/2000 DLCround-PT-09a-LTLFireability-15 16975061 m, 36713 m/sec, 330588212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 399/599 112/2000 DLCround-PT-09a-LTLFireability-15 17177702 m, 40528 m/sec, 334704428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 404/599 113/2000 DLCround-PT-09a-LTLFireability-15 17390055 m, 42470 m/sec, 338995818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 409/599 115/2000 DLCround-PT-09a-LTLFireability-15 17584115 m, 38812 m/sec, 343136790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 414/599 116/2000 DLCround-PT-09a-LTLFireability-15 17778878 m, 38952 m/sec, 347091196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 419/599 117/2000 DLCround-PT-09a-LTLFireability-15 17964951 m, 37214 m/sec, 351121733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 424/599 118/2000 DLCround-PT-09a-LTLFireability-15 18165267 m, 40063 m/sec, 355315203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 429/599 120/2000 DLCround-PT-09a-LTLFireability-15 18397727 m, 46492 m/sec, 359570486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 434/599 121/2000 DLCround-PT-09a-LTLFireability-15 18624106 m, 45275 m/sec, 363555005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 439/599 123/2000 DLCround-PT-09a-LTLFireability-15 18825342 m, 40247 m/sec, 367621031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 444/599 124/2000 DLCround-PT-09a-LTLFireability-15 19013115 m, 37554 m/sec, 371630277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 449/599 125/2000 DLCround-PT-09a-LTLFireability-15 19204491 m, 38275 m/sec, 375664452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 454/599 126/2000 DLCround-PT-09a-LTLFireability-15 19414025 m, 41906 m/sec, 380003347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 459/599 128/2000 DLCround-PT-09a-LTLFireability-15 19632978 m, 43790 m/sec, 384295070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 464/599 129/2000 DLCround-PT-09a-LTLFireability-15 19823089 m, 38022 m/sec, 388294437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-09a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600212"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09a.tgz
mv DLCround-PT-09a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;