About the Execution of LoLA for DLCround-PT-09a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16194.403 | 695394.00 | 698555.00 | 2448.00 | ?????F??F??T??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600209.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-09a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600209
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 15:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 13 15:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Apr 13 14:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 13 14:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 566K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-00
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-01
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-02
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-03
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-04
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-05
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-06
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-07
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-08
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-09
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-10
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2024-11
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2023-12
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2023-13
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2023-14
FORMULA_NAME DLCround-PT-09a-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717080516043
FORMULA DLCround-PT-09a-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09a-CTLCardinality-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717081211437
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 12 DLCround-PT-09a-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 DLCround-PT-09a-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for DLCround-PT-09a-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 DLCround-PT-09a-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for DLCround-PT-09a-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/FNDP) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/EQUN) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/FNDP) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 77 (type SRCH) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/EQUN) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/FNDP) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/EQUN) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/SRCH) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/SRCH) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type FNDP) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type SRCH) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 14:48:41] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/FNDP) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/SRCH) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EXCL) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 88 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 88 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 89 (type SKEL/SRCH) for 69 DLCround-PT-09a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 89 (type SKEL/SRCH) for DLCround-PT-09a-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/EQUN) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 91 (type EXCL) for 19 DLCround-PT-09a-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 91 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 15050
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 DLCround-PT-09a-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for DLCround-PT-09a-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 DLCround-PT-09a-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 96 (type EQUN) for 22 DLCround-PT-09a-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 96 (type EQUN) for DLCround-PT-09a-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 4/256 1/2000 DLCround-PT-09a-CTLCardinality-2023-13 214535 m, 42907 m/sec, 4096123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 9/256 3/2000 DLCround-PT-09a-CTLCardinality-2023-13 512183 m, 59529 m/sec, 9733941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 14/256 4/2000 DLCround-PT-09a-CTLCardinality-2023-13 804351 m, 58433 m/sec, 15341179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 19/256 5/2000 DLCround-PT-09a-CTLCardinality-2023-13 1098908 m, 58911 m/sec, 20794741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 24/256 6/2000 DLCround-PT-09a-CTLCardinality-2023-13 1390984 m, 58415 m/sec, 26372258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 29/256 7/2000 DLCround-PT-09a-CTLCardinality-2023-13 1678627 m, 57528 m/sec, 31701672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 34/256 9/2000 DLCround-PT-09a-CTLCardinality-2023-13 1964051 m, 57084 m/sec, 37151406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 39/256 10/2000 DLCround-PT-09a-CTLCardinality-2023-13 2249157 m, 57021 m/sec, 42493222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 44/256 11/2000 DLCround-PT-09a-CTLCardinality-2023-13 2536084 m, 57385 m/sec, 47934132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 49/256 12/2000 DLCround-PT-09a-CTLCardinality-2023-13 2819588 m, 56700 m/sec, 53178975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 54/256 13/2000 DLCround-PT-09a-CTLCardinality-2023-13 3107251 m, 57532 m/sec, 58546205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 59/256 14/2000 DLCround-PT-09a-CTLCardinality-2023-13 3387143 m, 55978 m/sec, 63897360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 64/256 16/2000 DLCround-PT-09a-CTLCardinality-2023-13 3663238 m, 55219 m/sec, 69041300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 69/256 17/2000 DLCround-PT-09a-CTLCardinality-2023-13 3948949 m, 57142 m/sec, 74453424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 74/256 18/2000 DLCround-PT-09a-CTLCardinality-2023-13 4217544 m, 53719 m/sec, 79565063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 79/256 19/2000 DLCround-PT-09a-CTLCardinality-2023-13 4498190 m, 56129 m/sec, 84763833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 84/256 20/2000 DLCround-PT-09a-CTLCardinality-2023-13 4768561 m, 54074 m/sec, 89966957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 89/256 21/2000 DLCround-PT-09a-CTLCardinality-2023-13 5039043 m, 54096 m/sec, 94966300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 94/256 22/2000 DLCround-PT-09a-CTLCardinality-2023-13 5304960 m, 53183 m/sec, 99949735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 99/256 24/2000 DLCround-PT-09a-CTLCardinality-2023-13 5581281 m, 55264 m/sec, 105168080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 104/256 25/2000 DLCround-PT-09a-CTLCardinality-2023-13 5851982 m, 54140 m/sec, 110193162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 109/256 26/2000 DLCround-PT-09a-CTLCardinality-2023-13 6124422 m, 54488 m/sec, 115425367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 114/256 27/2000 DLCround-PT-09a-CTLCardinality-2023-13 6399302 m, 54976 m/sec, 120698681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 119/256 28/2000 DLCround-PT-09a-CTLCardinality-2023-13 6680826 m, 56304 m/sec, 126040822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 124/256 29/2000 DLCround-PT-09a-CTLCardinality-2023-13 6951619 m, 54158 m/sec, 131048025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 129/256 30/2000 DLCround-PT-09a-CTLCardinality-2023-13 7232426 m, 56161 m/sec, 136434332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 134/256 31/2000 DLCround-PT-09a-CTLCardinality-2023-13 7510518 m, 55618 m/sec, 141648757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 139/256 33/2000 DLCround-PT-09a-CTLCardinality-2023-13 7775730 m, 53042 m/sec, 146685281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 144/256 34/2000 DLCround-PT-09a-CTLCardinality-2023-13 8061973 m, 57248 m/sec, 152132714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 149/256 35/2000 DLCround-PT-09a-CTLCardinality-2023-13 8351060 m, 57817 m/sec, 157593259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 154/256 36/2000 DLCround-PT-09a-CTLCardinality-2023-13 8632721 m, 56332 m/sec, 162856239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 159/256 37/2000 DLCround-PT-09a-CTLCardinality-2023-13 8894348 m, 52325 m/sec, 167688599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 164/256 38/2000 DLCround-PT-09a-CTLCardinality-2023-13 9156301 m, 52390 m/sec, 172540765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 169/256 39/2000 DLCround-PT-09a-CTLCardinality-2023-13 9449293 m, 58598 m/sec, 178161704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 174/256 41/2000 DLCround-PT-09a-CTLCardinality-2023-13 9738116 m, 57764 m/sec, 183581740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 179/256 42/2000 DLCround-PT-09a-CTLCardinality-2023-13 10027642 m, 57905 m/sec, 188905678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 184/256 43/2000 DLCround-PT-09a-CTLCardinality-2023-13 10311641 m, 56799 m/sec, 194178483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 189/256 44/2000 DLCround-PT-09a-CTLCardinality-2023-13 10590951 m, 55862 m/sec, 199405260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 194/256 45/2000 DLCround-PT-09a-CTLCardinality-2023-13 10870210 m, 55851 m/sec, 204666607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 199/256 46/2000 DLCround-PT-09a-CTLCardinality-2023-13 11145780 m, 55114 m/sec, 209752056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 204/256 48/2000 DLCround-PT-09a-CTLCardinality-2023-13 11423634 m, 55570 m/sec, 214778696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 209/256 49/2000 DLCround-PT-09a-CTLCardinality-2023-13 11700927 m, 55458 m/sec, 219871848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 214/256 50/2000 DLCround-PT-09a-CTLCardinality-2023-13 11977047 m, 55224 m/sec, 224884509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 219/256 51/2000 DLCround-PT-09a-CTLCardinality-2023-13 12241297 m, 52850 m/sec, 229974697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 224/256 52/2000 DLCround-PT-09a-CTLCardinality-2023-13 12501713 m, 52083 m/sec, 235054965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 229/256 53/2000 DLCround-PT-09a-CTLCardinality-2023-13 12760490 m, 51755 m/sec, 240048742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 234/256 54/2000 DLCround-PT-09a-CTLCardinality-2023-13 13040980 m, 56098 m/sec, 245385985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 239/256 55/2000 DLCround-PT-09a-CTLCardinality-2023-13 13316276 m, 55059 m/sec, 250429300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 244/256 57/2000 DLCround-PT-09a-CTLCardinality-2023-13 13585704 m, 53885 m/sec, 255663946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 249/256 58/2000 DLCround-PT-09a-CTLCardinality-2023-13 13863253 m, 55509 m/sec, 260944426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 254/256 59/2000 DLCround-PT-09a-CTLCardinality-2023-13 14136942 m, 54737 m/sec, 266044211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 64 (type EXCL) for DLCround-PT-09a-CTLCardinality-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 DLCround-PT-09a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 DLCround-PT-09a-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 3335 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for DLCround-PT-09a-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 5/256 2/5 DLCround-PT-09a-CTLCardinality-2023-13 300934 m, -2767201 m/sec, 5751906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 10/256 3/5 DLCround-PT-09a-CTLCardinality-2023-13 596126 m, 59038 m/sec, 11298843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 15/256 4/5 DLCround-PT-09a-CTLCardinality-2023-13 883643 m, 57503 m/sec, 16846670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 20/256 5/5 DLCround-PT-09a-CTLCardinality-2023-13 1176137 m, 58498 m/sec, 22279747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 64 (type EXCL) for DLCround-PT-09a-CTLCardinality-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-10: DISJ 0 1 0 0 14 0 0 1
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 60 DLCround-PT-09a-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for DLCround-PT-09a-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 38 DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-09a-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/331 2/2000 DLCround-PT-09a-CTLCardinality-2024-09 422442 m, 84488 m/sec, 3781077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/331 4/2000 DLCround-PT-09a-CTLCardinality-2024-09 885011 m, 92513 m/sec, 7502029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/331 6/2000 DLCround-PT-09a-CTLCardinality-2024-09 1281535 m, 79304 m/sec, 11330206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 20/331 8/2000 DLCround-PT-09a-CTLCardinality-2024-09 1687536 m, 81200 m/sec, 15109994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 25/331 9/2000 DLCround-PT-09a-CTLCardinality-2024-09 2087914 m, 80075 m/sec, 18949243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 30/331 11/2000 DLCround-PT-09a-CTLCardinality-2024-09 2529983 m, 88413 m/sec, 22721623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 35/331 12/2000 DLCround-PT-09a-CTLCardinality-2024-09 2883043 m, 70612 m/sec, 26927829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 40/331 14/2000 DLCround-PT-09a-CTLCardinality-2024-09 3224254 m, 68242 m/sec, 31203134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 45/331 15/2000 DLCround-PT-09a-CTLCardinality-2024-09 3538369 m, 62823 m/sec, 35454305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 50/331 16/2000 DLCround-PT-09a-CTLCardinality-2024-09 3827012 m, 57728 m/sec, 39754996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 55/331 18/2000 DLCround-PT-09a-CTLCardinality-2024-09 4147623 m, 64122 m/sec, 44066526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 60/331 19/2000 DLCround-PT-09a-CTLCardinality-2024-09 4496122 m, 69699 m/sec, 48165253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 65/331 21/2000 DLCround-PT-09a-CTLCardinality-2024-09 4845008 m, 69777 m/sec, 52240137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 70/331 22/2000 DLCround-PT-09a-CTLCardinality-2024-09 5149059 m, 60810 m/sec, 56408222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 75/331 23/2000 DLCround-PT-09a-CTLCardinality-2024-09 5454639 m, 61116 m/sec, 60680325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 80/331 25/2000 DLCround-PT-09a-CTLCardinality-2024-09 5806858 m, 70443 m/sec, 64694360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 85/331 26/2000 DLCround-PT-09a-CTLCardinality-2024-09 6185292 m, 75686 m/sec, 68548227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 90/331 27/2000 DLCround-PT-09a-CTLCardinality-2024-09 6498133 m, 62568 m/sec, 72649827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 95/331 29/2000 DLCround-PT-09a-CTLCardinality-2024-09 6798878 m, 60149 m/sec, 76708138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 100/331 30/2000 DLCround-PT-09a-CTLCardinality-2024-09 7104621 m, 61148 m/sec, 80788163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 105/331 31/2000 DLCround-PT-09a-CTLCardinality-2024-09 7385746 m, 56225 m/sec, 84917139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 110/331 32/2000 DLCround-PT-09a-CTLCardinality-2024-09 7681372 m, 59125 m/sec, 88943053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 115/331 34/2000 DLCround-PT-09a-CTLCardinality-2024-09 7969028 m, 57531 m/sec, 93057516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 120/331 35/2000 DLCround-PT-09a-CTLCardinality-2024-09 8234910 m, 53176 m/sec, 97235059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 125/331 36/2000 DLCround-PT-09a-CTLCardinality-2024-09 8580325 m, 69083 m/sec, 101177068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 130/331 38/2000 DLCround-PT-09a-CTLCardinality-2024-09 9010081 m, 85951 m/sec, 104831261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 135/331 40/2000 DLCround-PT-09a-CTLCardinality-2024-09 9420322 m, 82048 m/sec, 108448292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 140/331 41/2000 DLCround-PT-09a-CTLCardinality-2024-09 9749926 m, 65920 m/sec, 112312365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 145/331 42/2000 DLCround-PT-09a-CTLCardinality-2024-09 10048218 m, 59658 m/sec, 116309864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 150/331 43/2000 DLCround-PT-09a-CTLCardinality-2024-09 10317926 m, 53941 m/sec, 120386921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 155/331 45/2000 DLCround-PT-09a-CTLCardinality-2024-09 10630584 m, 62531 m/sec, 124637509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 160/331 46/2000 DLCround-PT-09a-CTLCardinality-2024-09 10964273 m, 66737 m/sec, 128672234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 165/331 47/2000 DLCround-PT-09a-CTLCardinality-2024-09 11232396 m, 53624 m/sec, 132704949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 170/331 48/2000 DLCround-PT-09a-CTLCardinality-2024-09 11520738 m, 57668 m/sec, 136742484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 175/331 49/2000 DLCround-PT-09a-CTLCardinality-2024-09 11741058 m, 44064 m/sec, 141821083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 180/331 50/2000 DLCround-PT-09a-CTLCardinality-2024-09 11940226 m, 39833 m/sec, 146878346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 185/331 51/2000 DLCround-PT-09a-CTLCardinality-2024-09 12116687 m, 35292 m/sec, 151968974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 190/331 52/2000 DLCround-PT-09a-CTLCardinality-2024-09 12314841 m, 39630 m/sec, 156951607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 195/331 53/2000 DLCround-PT-09a-CTLCardinality-2024-09 12557352 m, 48502 m/sec, 161820558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 200/331 53/2000 DLCround-PT-09a-CTLCardinality-2024-09 12747229 m, 37975 m/sec, 166728198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 205/331 54/2000 DLCround-PT-09a-CTLCardinality-2024-09 12966942 m, 43942 m/sec, 171564569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 210/331 55/2000 DLCround-PT-09a-CTLCardinality-2024-09 13184036 m, 43418 m/sec, 176335797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 215/331 56/2000 DLCround-PT-09a-CTLCardinality-2024-09 13440105 m, 51213 m/sec, 180928597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 220/331 57/2000 DLCround-PT-09a-CTLCardinality-2024-09 13645455 m, 41070 m/sec, 185740028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 225/331 58/2000 DLCround-PT-09a-CTLCardinality-2024-09 13887683 m, 48445 m/sec, 190306336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 230/331 59/2000 DLCround-PT-09a-CTLCardinality-2024-09 14091580 m, 40779 m/sec, 195077487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 235/331 60/2000 DLCround-PT-09a-CTLCardinality-2024-09 14281911 m, 38066 m/sec, 199795388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 240/331 61/2000 DLCround-PT-09a-CTLCardinality-2024-09 14463612 m, 36340 m/sec, 204617136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 245/331 61/2000 DLCround-PT-09a-CTLCardinality-2024-09 14676599 m, 42597 m/sec, 209292246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 250/331 62/2000 DLCround-PT-09a-CTLCardinality-2024-09 14862351 m, 37150 m/sec, 214284222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 255/331 63/2000 DLCround-PT-09a-CTLCardinality-2024-09 15096430 m, 46815 m/sec, 219078902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 260/331 64/2000 DLCround-PT-09a-CTLCardinality-2024-09 15291135 m, 38941 m/sec, 223950063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 265/331 65/2000 DLCround-PT-09a-CTLCardinality-2024-09 15464807 m, 34734 m/sec, 228712613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 270/331 65/2000 DLCround-PT-09a-CTLCardinality-2024-09 15652820 m, 37602 m/sec, 233466989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 275/331 66/2000 DLCround-PT-09a-CTLCardinality-2024-09 15822565 m, 33949 m/sec, 238156277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 280/331 67/2000 DLCround-PT-09a-CTLCardinality-2024-09 16000935 m, 35674 m/sec, 242785061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 285/331 68/2000 DLCround-PT-09a-CTLCardinality-2024-09 16174722 m, 34757 m/sec, 247475125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 290/331 68/2000 DLCround-PT-09a-CTLCardinality-2024-09 16362501 m, 37555 m/sec, 252063164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 295/331 69/2000 DLCround-PT-09a-CTLCardinality-2024-09 16556038 m, 38707 m/sec, 256733924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 300/331 70/2000 DLCround-PT-09a-CTLCardinality-2024-09 16767666 m, 42325 m/sec, 261507602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 305/331 71/2000 DLCround-PT-09a-CTLCardinality-2024-09 16925904 m, 31647 m/sec, 266110412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 310/331 71/2000 DLCround-PT-09a-CTLCardinality-2024-09 17097919 m, 34403 m/sec, 270717710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 315/331 72/2000 DLCround-PT-09a-CTLCardinality-2024-09 17268559 m, 34128 m/sec, 275352941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 320/331 73/2000 DLCround-PT-09a-CTLCardinality-2024-09 17466074 m, 39503 m/sec, 280021065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 325/331 74/2000 DLCround-PT-09a-CTLCardinality-2024-09 17621572 m, 31099 m/sec, 284656441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 330/331 75/2000 DLCround-PT-09a-CTLCardinality-2024-09 17875883 m, 50862 m/sec, 289243173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-09a-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-09a-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 2975 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48949
[[35mlola[0m][I] fired transitions : 935973
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/330 2/5 DLCround-PT-09a-CTLCardinality-2024-09 434771 m, -3488222 m/sec, 3886627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/330 4/5 DLCround-PT-09a-CTLCardinality-2024-09 895502 m, 92146 m/sec, 7599650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for DLCround-PT-09a-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 DLCround-PT-09a-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 370 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/370 1/2000 DLCround-PT-09a-CTLCardinality-2024-04 164723 m, 32944 m/sec, 4316632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/370 2/2000 DLCround-PT-09a-CTLCardinality-2024-04 333140 m, 33683 m/sec, 8807290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/370 3/2000 DLCround-PT-09a-CTLCardinality-2024-04 495557 m, 32483 m/sec, 13288363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/370 3/2000 DLCround-PT-09a-CTLCardinality-2024-04 664968 m, 33882 m/sec, 17803580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/370 4/2000 DLCround-PT-09a-CTLCardinality-2024-04 824530 m, 31912 m/sec, 22376532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/370 5/2000 DLCround-PT-09a-CTLCardinality-2024-04 980487 m, 31191 m/sec, 26987145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 35/370 5/2000 DLCround-PT-09a-CTLCardinality-2024-04 1126686 m, 29239 m/sec, 31503740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 40/370 6/2000 DLCround-PT-09a-CTLCardinality-2024-04 1275344 m, 29731 m/sec, 36054085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 45/370 6/2000 DLCround-PT-09a-CTLCardinality-2024-04 1430215 m, 30974 m/sec, 40609900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-05: SP ECTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-09a-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-09a-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-04: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-06: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-09a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 50/370 7/2000 DLCround-PT-09a-CTLCardinality-2024-04 1579736 m, 29904 m/sec, 45058461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-09a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600209"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09a.tgz
mv DLCround-PT-09a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;