MCC'2024- Execution of r115-smll-171624276600204

About the Execution of LoLA for DLCround-PT-08b

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16204.640	1023594.00	1064145.00	3927.60	?F??F?F????F?FFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276600204.qcow2',
Waiting for the VM to be ready (probing ssh)
.......................................................
=================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-08b, examination is LTLFireabi
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276600204
=======================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality
-rw-r--r-- 1 mcc users 4.3K May 14 13:22 CTLFireability
-rw-r--r-- 1 mcc users 34K May 14 13:22 CTLFireability
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropert
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropert
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:38 LTLCardinality
-rw-r--r-- 1 mcc users 26K Apr 22 14:38 LTLCardinality
-rw-r--r-- 1 mcc users 2.1K May 19 07:16 LTLFireability
-rw-r--r-- 1 mcc users 17K May 19 18:10 LTLFireability
-rw-r--r-- 1 mcc users 14K Apr 13 12:32 ReachabilityCa
-rw-r--r-- 1 mcc users 143K Apr 13 12:32 ReachabilityCa
-rw-r--r-- 1 mcc users 7.8K Apr 13 12:31 ReachabilityFi
-rw-r--r-- 1 mcc users 63K Apr 13 12:31 ReachabilityFi
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.tx
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xm
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME DLCround-PT-08b-LTLFireability-00
FORMULA_NAME DLCround-PT-08b-LTLFireability-01
FORMULA_NAME DLCround-PT-08b-LTLFireability-02
FORMULA_NAME DLCround-PT-08b-LTLFireability-03
FORMULA_NAME DLCround-PT-08b-LTLFireability-04
FORMULA_NAME DLCround-PT-08b-LTLFireability-05
FORMULA_NAME DLCround-PT-08b-LTLFireability-06
FORMULA_NAME DLCround-PT-08b-LTLFireability-07
FORMULA_NAME DLCround-PT-08b-LTLFireability-08
FORMULA_NAME DLCround-PT-08b-LTLFireability-09
FORMULA_NAME DLCround-PT-08b-LTLFireability-10
FORMULA_NAME DLCround-PT-08b-LTLFireability-11
FORMULA_NAME DLCround-PT-08b-LTLFireability-12
FORMULA_NAME DLCround-PT-08b-LTLFireability-13
FORMULA_NAME DLCround-PT-08b-LTLFireability-14
FORMULA_NAME DLCround-PT-08b-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717079338247

FORMULA DLCround-PT-08b-LTLFireability-14
FORMULA DLCround-PT-08b-LTLFireability-06
FORMULA DLCround-PT-08b-LTLFireability-11
FORMULA DLCround-PT-08b-LTLFireability-01
FORMULA DLCround-PT-08b-LTLFireability-04
FORMULA DLCround-PT-08b-LTLFireability-15
FORMULA DLCround-PT-08b-LTLFireability-13

BK_STOP 1717080361841

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds
[[35mlola[0m][W] [1m[33munknown unit in memory
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmln
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition
[[35mlola[0m][I] closed [1m[34mnet[0m file
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlfo
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs.
[[35mlola[0m][.] # running tasks: 0 of 4.
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL)
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][W] CANCELED task # 76 (type
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL)
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 21 (type CNST)
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 65 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][W] CANCELED task # 72 (type
[[35mlola[0m][W] CANCELED task # 79 (type
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL)
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][W] CANCELED task # 73 (type
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL)
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL)
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL)
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL)
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 79 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 16 LTL EXCL 1/358
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] FINISHED task # 76 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 16 LTL EXCL 6/358
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 16 LTL EXCL 11/358
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] FINISHED task # 16 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL)
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL)
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL)
[[35mlola[0m][I] time limit : 510 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings :
[[35mlola[0m][I] fired transitions :
[[35mlola[0m][I] time used :
[[35mlola[0m][I] memory pages used :
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL)
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 1/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 6/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 11/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 16/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 21/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 26/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 31/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 36/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 41/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 46/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 51/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 56/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 61/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 66/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 71/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 76/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 81/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 86/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 91/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 96/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 101/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 106/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 111/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 116/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 121/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 126/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 131/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 136/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 141/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 146/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 151/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 156/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 161/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 166/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 171/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 176/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 181/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 186/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 191/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 196/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 201/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 206/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 211/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 216/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 221/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 226/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 231/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 236/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 241/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 246/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 251/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 256/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 261/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 266/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 271/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 276/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 281/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 286/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 291/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 296/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 301/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 306/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 311/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 316/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 321/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 326/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 331/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 336/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 341/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 346/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 351/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 356/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 361/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 366/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 371/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 376/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 381/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 386/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 391/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 396/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 401/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 406/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 411/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 416/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 421/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 426/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 431/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 436/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 441/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 446/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 451/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 456/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 461/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 466/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 471/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 476/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 481/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 486/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 491/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 496/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 501/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 506/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 511/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 516/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 521/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 526/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 531/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 536/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 541/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 546/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 551/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 556/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 561/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 566/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 571/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 576/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 581/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 586/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 32 LTL EXCL 591/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][W] CANCELED task # 32 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL)
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL)
[[35mlola[0m][I] time limit : 2977 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 5/595
[[35mlola[0m][.] 32 LTL EXCL 5/2977
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs.
[[35mlola[0m][.] # running tasks: 2 of 4.
[[35mlola[0m][I] CANCELED task # 32 (type
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 10/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs.
[[35mlola[0m][.] # running tasks: 2 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 15/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 20/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 25/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 30/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 35/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 40/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 45/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 50/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 55/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 60/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 65/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 70/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 75/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 80/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 85/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 90/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 95/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 100/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 105/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 110/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 115/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 120/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 125/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 130/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 135/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 140/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 145/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 150/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 155/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 160/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 165/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 170/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 175/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 180/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 185/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 190/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 195/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 200/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 205/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 210/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 215/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 220/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 225/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 230/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 235/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 240/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 245/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 250/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 255/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 260/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 265/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 270/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 275/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 280/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 285/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 290/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 295/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 300/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 305/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 310/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 315/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 320/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 325/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 330/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 335/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 340/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 345/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 350/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 355/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 360/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 365/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 370/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 375/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 380/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 385/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 390/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-01:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-04:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-05:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-06:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-10:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-11:
[[35mlola[0m][.] [1m[32mDLCround-PT-08b-LTLFireability-12:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-13:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-14:
[[35mlola[0m][.] [1m[31mDLCround-PT-08b-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-00:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-02:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-03:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-07:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-08:
[[35mlola[0m][.] DLCround-PT-08b-LTLFireability-09:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE
[[35mlola[0m][.] 29 LTL EXCL 395/595
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs.
[[35mlola[0m][.] # running tasks: 1 of 4.
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 398 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ==================================== lity ============== .txt .xml .txt .xml iesDefinition.xml iesVerdict.xml .txt .xml .txt .xml rdinality.txt rdinality.xml reability.txt reability.xml t l (invocation template) text file) FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT at most ([1m[36m--timelimit[0m) specification: using default[0m from [4m[34mmodel.pnml[0m et[0m) net [4m[34mmodel.pnml[0m rmula[0m) from [4m[34mLTLFireability.xml[0m places removed CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 F 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 F 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 0 Visible: 16 for 54 DLCround-PT-08b-LTLFireability-14 for 37 DLCround-PT-08b-LTLFireability-11 for 3 DLCround-PT-08b-LTLFireability-01 for 54 DLCround-PT-08b-LTLFireability-14 EXCL) for DLCround-PT-08b-LTLFireability-14 145 145 0 1 EQUN) for DLCround-PT-08b-LTLFireability-14 (obsolete) for 37 DLCround-PT-08b-LTLFireability-11 for 37 DLCround-PT-08b-LTLFireability-11 for 18 DLCround-PT-08b-LTLFireability-06 CNST) for DLCround-PT-08b-LTLFireability-06 EXCL) for DLCround-PT-08b-LTLFireability-11 144 144 1 1 EQUN) for DLCround-PT-08b-LTLFireability-11 (obsolete) EQUN) for DLCround-PT-08b-LTLFireability-11 (obsolete) for 3 DLCround-PT-08b-LTLFireability-01 EXCL) for DLCround-PT-08b-LTLFireability-01 75 75 1 1 EQUN) for DLCround-PT-08b-LTLFireability-01 (obsolete) for 12 DLCround-PT-08b-LTLFireability-04 EXCL) for DLCround-PT-08b-LTLFireability-04 144 144 0 1 for 57 DLCround-PT-08b-LTLFireability-15 EXCL) for DLCround-PT-08b-LTLFireability-15 560 863 0 1 for 51 DLCround-PT-08b-LTLFireability-13 EXCL) for DLCround-PT-08b-LTLFireability-13 146 146 0 1 for 15 DLCround-PT-08b-LTLFireability-05 EQUN) for DLCround-PT-08b-LTLFireability-11 EQUN) for DLCround-PT-08b-LTLFireability-01 EQUN) for DLCround-PT-08b-LTLFireability-11 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m CONJ false preprocessing[0m CONJ false state space / EG[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-08b-LTLFireability-05 1616 m, 323 m/sec, 3553 t fired, . Pages in use: 1 Visible: 16 EQUN) for DLCround-PT-08b-LTLFireability-14 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m CONJ false preprocessing[0m CONJ false state space / EG[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-08b-LTLFireability-05 24919 m, 4660 m/sec, 58232 t fired, . Pages in use: 1 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m CONJ false preprocessing[0m CONJ false state space / EG[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-08b-LTLFireability-05 52291 m, 5474 m/sec, 122363 t fired, . Pages in use: 1 Visible: 16 EXCL) for DLCround-PT-08b-LTLFireability-05 81188 190189 15 1 for 44 DLCround-PT-08b-LTLFireability-12 EXCL) for DLCround-PT-08b-LTLFireability-12 1 0 1 for 44 DLCround-PT-08b-LTLFireability-12 EXCL) for DLCround-PT-08b-LTLFireability-12 2 1 0 1 for 34 DLCround-PT-08b-LTLFireability-10 EXCL) for DLCround-PT-08b-LTLFireability-10 54 54 0 1 for 31 DLCround-PT-08b-LTLFireability-09 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 DLCround-PT-08b-LTLFireability-09 24530 m, 4906 m/sec, 28300 t fired, . Pages in use: 1 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-08b-LTLFireability-09 315849 m, 58263 m/sec, 369943 t fired, . Pages in use: 4 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 DLCround-PT-08b-LTLFireability-09 603563 m, 57542 m/sec, 708559 t fired, . Pages in use: 6 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 DLCround-PT-08b-LTLFireability-09 889640 m, 57215 m/sec, 1051288 t fired, . Pages in use: 9 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 DLCround-PT-08b-LTLFireability-09 1178776 m, 57827 m/sec, 1391793 t fired, . Pages in use: 12 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 DLCround-PT-08b-LTLFireability-09 1466774 m, 57599 m/sec, 1729698 t fired, . Pages in use: 14 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 DLCround-PT-08b-LTLFireability-09 1754305 m, 57506 m/sec, 2068319 t fired, . Pages in use: 17 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 DLCround-PT-08b-LTLFireability-09 2038335 m, 56806 m/sec, 2403809 t fired, . Pages in use: 20 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 DLCround-PT-08b-LTLFireability-09 2324381 m, 57209 m/sec, 2740279 t fired, . Pages in use: 22 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 DLCround-PT-08b-LTLFireability-09 2609923 m, 57108 m/sec, 3076539 t fired, . Pages in use: 25 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 DLCround-PT-08b-LTLFireability-09 2896267 m, 57268 m/sec, 3413010 t fired, . Pages in use: 28 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 DLCround-PT-08b-LTLFireability-09 3178369 m, 56420 m/sec, 3744259 t fired, . Pages in use: 31 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 DLCround-PT-08b-LTLFireability-09 3459238 m, 56173 m/sec, 4075447 t fired, . Pages in use: 33 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 DLCround-PT-08b-LTLFireability-09 3739793 m, 56111 m/sec, 4404425 t fired, . Pages in use: 36 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-08b-LTLFireability-09 4018962 m, 55833 m/sec, 4732612 t fired, . Pages in use: 39 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 DLCround-PT-08b-LTLFireability-09 4298351 m, 55877 m/sec, 5060713 t fired, . Pages in use: 42 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 45/2000 DLCround-PT-08b-LTLFireability-09 4586024 m, 57534 m/sec, 5396784 t fired, . Pages in use: 45 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 DLCround-PT-08b-LTLFireability-09 4873903 m, 57575 m/sec, 5734857 t fired, . Pages in use: 47 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 DLCround-PT-08b-LTLFireability-09 5159775 m, 57174 m/sec, 6071181 t fired, . Pages in use: 50 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 53/2000 DLCround-PT-08b-LTLFireability-09 5443586 m, 56762 m/sec, 6406211 t fired, . Pages in use: 53 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 DLCround-PT-08b-LTLFireability-09 5727211 m, 56725 m/sec, 6739347 t fired, . Pages in use: 56 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 DLCround-PT-08b-LTLFireability-09 6006207 m, 55799 m/sec, 7065379 t fired, . Pages in use: 59 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 61/2000 DLCround-PT-08b-LTLFireability-09 6290951 m, 56948 m/sec, 7398637 t fired, . Pages in use: 61 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 64/2000 DLCround-PT-08b-LTLFireability-09 6546715 m, 51152 m/sec, 7702776 t fired, . Pages in use: 64 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 DLCround-PT-08b-LTLFireability-09 6827304 m, 56117 m/sec, 8032497 t fired, . Pages in use: 67 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 69/2000 DLCround-PT-08b-LTLFireability-09 7104934 m, 55526 m/sec, 8360281 t fired, . Pages in use: 69 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 DLCround-PT-08b-LTLFireability-09 7387540 m, 56521 m/sec, 8692366 t fired, . Pages in use: 72 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 DLCround-PT-08b-LTLFireability-09 7670780 m, 56648 m/sec, 9025478 t fired, . Pages in use: 75 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 78/2000 DLCround-PT-08b-LTLFireability-09 7957523 m, 57348 m/sec, 9361881 t fired, . Pages in use: 78 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 81/2000 DLCround-PT-08b-LTLFireability-09 8246650 m, 57825 m/sec, 9700526 t fired, . Pages in use: 81 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 84/2000 DLCround-PT-08b-LTLFireability-09 8534441 m, 57558 m/sec, 10038594 t fired, . Pages in use: 84 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 86/2000 DLCround-PT-08b-LTLFireability-09 8820331 m, 57178 m/sec, 10376548 t fired, . Pages in use: 86 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 DLCround-PT-08b-LTLFireability-09 9106939 m, 57321 m/sec, 10712231 t fired, . Pages in use: 89 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 92/2000 DLCround-PT-08b-LTLFireability-09 9393674 m, 57347 m/sec, 11047602 t fired, . Pages in use: 92 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 95/2000 DLCround-PT-08b-LTLFireability-09 9680665 m, 57398 m/sec, 11384662 t fired, . Pages in use: 95 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-08b-LTLFireability-09 9963951 m, 56657 m/sec, 11718162 t fired, . Pages in use: 98 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 101/2000 DLCround-PT-08b-LTLFireability-09 10248986 m, 57007 m/sec, 12053633 t fired, . Pages in use: 101 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 DLCround-PT-08b-LTLFireability-09 10534648 m, 57132 m/sec, 12388696 t fired, . Pages in use: 104 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 DLCround-PT-08b-LTLFireability-09 10820066 m, 57083 m/sec, 12722741 t fired, . Pages in use: 107 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 109/2000 DLCround-PT-08b-LTLFireability-09 11103712 m, 56729 m/sec, 13055751 t fired, . Pages in use: 109 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 112/2000 DLCround-PT-08b-LTLFireability-09 11386492 m, 56556 m/sec, 13390142 t fired, . Pages in use: 112 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 115/2000 DLCround-PT-08b-LTLFireability-09 11670736 m, 56848 m/sec, 13723275 t fired, . Pages in use: 115 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 118/2000 DLCround-PT-08b-LTLFireability-09 11955735 m, 56999 m/sec, 14057342 t fired, . Pages in use: 118 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 121/2000 DLCround-PT-08b-LTLFireability-09 12239513 m, 56755 m/sec, 14389776 t fired, . Pages in use: 121 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 124/2000 DLCround-PT-08b-LTLFireability-09 12522333 m, 56564 m/sec, 14722407 t fired, . Pages in use: 124 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 126/2000 DLCround-PT-08b-LTLFireability-09 12805195 m, 56572 m/sec, 15056043 t fired, . Pages in use: 126 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 129/2000 DLCround-PT-08b-LTLFireability-09 13089633 m, 56887 m/sec, 15390271 t fired, . Pages in use: 129 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 132/2000 DLCround-PT-08b-LTLFireability-09 13373117 m, 56696 m/sec, 15721026 t fired, . Pages in use: 132 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 135/2000 DLCround-PT-08b-LTLFireability-09 13652179 m, 55812 m/sec, 16048905 t fired, . Pages in use: 135 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 138/2000 DLCround-PT-08b-LTLFireability-09 13928690 m, 55302 m/sec, 16374591 t fired, . Pages in use: 138 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 140/2000 DLCround-PT-08b-LTLFireability-09 14200490 m, 54360 m/sec, 16694588 t fired, . Pages in use: 140 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 143/2000 DLCround-PT-08b-LTLFireability-09 14482900 m, 56482 m/sec, 17025847 t fired, . Pages in use: 143 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 146/2000 DLCround-PT-08b-LTLFireability-09 14767325 m, 56885 m/sec, 17359445 t fired, . Pages in use: 146 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 149/2000 DLCround-PT-08b-LTLFireability-09 15033407 m, 53216 m/sec, 17678510 t fired, . Pages in use: 149 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 151/2000 DLCround-PT-08b-LTLFireability-09 15309509 m, 55220 m/sec, 18002663 t fired, . Pages in use: 151 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 154/2000 DLCround-PT-08b-LTLFireability-09 15575069 m, 53112 m/sec, 18315598 t fired, . Pages in use: 154 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 157/2000 DLCround-PT-08b-LTLFireability-09 15857287 m, 56443 m/sec, 18652965 t fired, . Pages in use: 157 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 160/2000 DLCround-PT-08b-LTLFireability-09 16139007 m, 56344 m/sec, 18984082 t fired, . Pages in use: 160 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 162/2000 DLCround-PT-08b-LTLFireability-09 16423685 m, 56935 m/sec, 19318139 t fired, . Pages in use: 162 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 165/2000 DLCround-PT-08b-LTLFireability-09 16708405 m, 56944 m/sec, 19653795 t fired, . Pages in use: 165 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 168/2000 DLCround-PT-08b-LTLFireability-09 16980737 m, 54466 m/sec, 19973592 t fired, . Pages in use: 168 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 171/2000 DLCround-PT-08b-LTLFireability-09 17264607 m, 56774 m/sec, 20306756 t fired, . Pages in use: 171 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 174/2000 DLCround-PT-08b-LTLFireability-09 17546712 m, 56421 m/sec, 20642358 t fired, . Pages in use: 174 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 176/2000 DLCround-PT-08b-LTLFireability-09 17833254 m, 57308 m/sec, 20978000 t fired, . Pages in use: 176 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 179/2000 DLCround-PT-08b-LTLFireability-09 18119501 m, 57249 m/sec, 21314334 t fired, . Pages in use: 179 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 182/2000 DLCround-PT-08b-LTLFireability-09 18404229 m, 56945 m/sec, 21650584 t fired, . Pages in use: 182 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 185/2000 DLCround-PT-08b-LTLFireability-09 18689878 m, 57129 m/sec, 21985653 t fired, . Pages in use: 185 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 188/2000 DLCround-PT-08b-LTLFireability-09 18972852 m, 56594 m/sec, 22320163 t fired, . Pages in use: 188 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 191/2000 DLCround-PT-08b-LTLFireability-09 19254366 m, 56302 m/sec, 22658886 t fired, . Pages in use: 191 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 193/2000 DLCround-PT-08b-LTLFireability-09 19538044 m, 56735 m/sec, 22994472 t fired, . Pages in use: 193 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 196/2000 DLCround-PT-08b-LTLFireability-09 19824336 m, 57258 m/sec, 23330081 t fired, . Pages in use: 196 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 199/2000 DLCround-PT-08b-LTLFireability-09 20111518 m, 57436 m/sec, 23666068 t fired, . Pages in use: 199 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 202/2000 DLCround-PT-08b-LTLFireability-09 20395652 m, 56826 m/sec, 24003489 t fired, . Pages in use: 202 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 205/2000 DLCround-PT-08b-LTLFireability-09 20681136 m, 57096 m/sec, 24338004 t fired, . Pages in use: 205 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 208/2000 DLCround-PT-08b-LTLFireability-09 20963592 m, 56491 m/sec, 24672395 t fired, . Pages in use: 208 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 210/2000 DLCround-PT-08b-LTLFireability-09 21246378 m, 56557 m/sec, 25007076 t fired, . Pages in use: 210 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 213/2000 DLCround-PT-08b-LTLFireability-09 21526832 m, 56090 m/sec, 25338894 t fired, . Pages in use: 213 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 216/2000 DLCround-PT-08b-LTLFireability-09 21808985 m, 56430 m/sec, 25672883 t fired, . Pages in use: 216 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 219/2000 DLCround-PT-08b-LTLFireability-09 22089941 m, 56191 m/sec, 26003902 t fired, . Pages in use: 219 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 222/2000 DLCround-PT-08b-LTLFireability-09 22373158 m, 56643 m/sec, 26338088 t fired, . Pages in use: 222 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 224/2000 DLCround-PT-08b-LTLFireability-09 22656961 m, 56760 m/sec, 26671095 t fired, . Pages in use: 224 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 227/2000 DLCround-PT-08b-LTLFireability-09 22941887 m, 56985 m/sec, 27004366 t fired, . Pages in use: 227 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 230/2000 DLCround-PT-08b-LTLFireability-09 23221823 m, 55987 m/sec, 27340495 t fired, . Pages in use: 230 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 233/2000 DLCround-PT-08b-LTLFireability-09 23503146 m, 56264 m/sec, 27671000 t fired, . Pages in use: 233 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 236/2000 DLCround-PT-08b-LTLFireability-09 23784821 m, 56335 m/sec, 28003995 t fired, . Pages in use: 236 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 239/2000 DLCround-PT-08b-LTLFireability-09 24069056 m, 56847 m/sec, 28336570 t fired, . Pages in use: 239 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 241/2000 DLCround-PT-08b-LTLFireability-09 24346647 m, 55518 m/sec, 28670275 t fired, . Pages in use: 241 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 244/2000 DLCround-PT-08b-LTLFireability-09 24627113 m, 56093 m/sec, 28999169 t fired, . Pages in use: 244 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 247/2000 DLCround-PT-08b-LTLFireability-09 24907000 m, 55977 m/sec, 29330123 t fired, . Pages in use: 247 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 250/2000 DLCround-PT-08b-LTLFireability-09 25190337 m, 56667 m/sec, 29661629 t fired, . Pages in use: 250 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 252/2000 DLCround-PT-08b-LTLFireability-09 25470379 m, 56008 m/sec, 29991271 t fired, . Pages in use: 252 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 255/2000 DLCround-PT-08b-LTLFireability-09 25747481 m, 55420 m/sec, 30322195 t fired, . Pages in use: 255 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 258/2000 DLCround-PT-08b-LTLFireability-09 26025406 m, 55585 m/sec, 30652693 t fired, . Pages in use: 258 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 261/2000 DLCround-PT-08b-LTLFireability-09 26308607 m, 56640 m/sec, 30984133 t fired, . Pages in use: 261 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 264/2000 DLCround-PT-08b-LTLFireability-09 26590079 m, 56294 m/sec, 31314147 t fired, . Pages in use: 264 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 266/2000 DLCround-PT-08b-LTLFireability-09 26864161 m, 54816 m/sec, 31641887 t fired, . Pages in use: 266 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 269/2000 DLCround-PT-08b-LTLFireability-09 27137450 m, 54657 m/sec, 31965533 t fired, . Pages in use: 269 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 272/2000 DLCround-PT-08b-LTLFireability-09 27415169 m, 55543 m/sec, 32291589 t fired, . Pages in use: 272 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 275/2000 DLCround-PT-08b-LTLFireability-09 27696661 m, 56298 m/sec, 32621006 t fired, . Pages in use: 275 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 277/2000 DLCround-PT-08b-LTLFireability-09 27971894 m, 55046 m/sec, 32951351 t fired, . Pages in use: 277 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 280/2000 DLCround-PT-08b-LTLFireability-09 28246772 m, 54975 m/sec, 33274488 t fired, . Pages in use: 280 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 283/2000 DLCround-PT-08b-LTLFireability-09 28522964 m, 55238 m/sec, 33601118 t fired, . Pages in use: 283 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 286/2000 DLCround-PT-08b-LTLFireability-09 28805790 m, 56565 m/sec, 33931481 t fired, . Pages in use: 286 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 288/2000 DLCround-PT-08b-LTLFireability-09 29084327 m, 55707 m/sec, 34264093 t fired, . Pages in use: 288 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 291/2000 DLCround-PT-08b-LTLFireability-09 29363809 m, 55896 m/sec, 34594144 t fired, . Pages in use: 291 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 294/2000 DLCround-PT-08b-LTLFireability-09 29640508 m, 55339 m/sec, 34921923 t fired, . Pages in use: 294 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 297/2000 DLCround-PT-08b-LTLFireability-09 29923652 m, 56628 m/sec, 35253018 t fired, . Pages in use: 297 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 300/2000 DLCround-PT-08b-LTLFireability-09 30207303 m, 56730 m/sec, 35586798 t fired, . Pages in use: 300 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 302/2000 DLCround-PT-08b-LTLFireability-09 30476262 m, 53791 m/sec, 35908643 t fired, . Pages in use: 302 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 305/2000 DLCround-PT-08b-LTLFireability-09 30755767 m, 55901 m/sec, 36240323 t fired, . Pages in use: 305 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 308/2000 DLCround-PT-08b-LTLFireability-09 31041260 m, 57098 m/sec, 36574335 t fired, . Pages in use: 308 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 311/2000 DLCround-PT-08b-LTLFireability-09 31325844 m, 56916 m/sec, 36908028 t fired, . Pages in use: 311 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 314/2000 DLCround-PT-08b-LTLFireability-09 31608228 m, 56476 m/sec, 37240184 t fired, . Pages in use: 314 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 316/2000 DLCround-PT-08b-LTLFireability-09 31892383 m, 56831 m/sec, 37575007 t fired, . Pages in use: 316 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 319/2000 DLCround-PT-08b-LTLFireability-09 32179889 m, 57501 m/sec, 37911985 t fired, . Pages in use: 319 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 322/2000 DLCround-PT-08b-LTLFireability-09 32466786 m, 57379 m/sec, 38248043 t fired, . Pages in use: 322 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 325/2000 DLCround-PT-08b-LTLFireability-09 32754024 m, 57447 m/sec, 38585198 t fired, . Pages in use: 325 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 328/2000 DLCround-PT-08b-LTLFireability-09 33041061 m, 57407 m/sec, 38921294 t fired, . Pages in use: 328 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 331/2000 DLCround-PT-08b-LTLFireability-09 33328251 m, 57438 m/sec, 39257319 t fired, . Pages in use: 331 Visible: 16 EXCL) for DLCround-PT-08b-LTLFireability-09 (local timeout) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 334 Visible: 16 for 28 DLCround-PT-08b-LTLFireability-08 for 31 DLCround-PT-08b-LTLFireability-09 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 DLCround-PT-08b-LTLFireability-08 274990 m, 54998 m/sec, 322467 t fired, . 3/5 DLCround-PT-08b-LTLFireability-09 281933 m, -6609263 m/sec, 330057 t fired, . Pages in use: 341 Visible: 16 EXCL) for DLCround-PT-08b-LTLFireability-09 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 DLCround-PT-08b-LTLFireability-08 565769 m, 58155 m/sec, 667837 t fired, . Pages in use: 346 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 DLCround-PT-08b-LTLFireability-08 858349 m, 58516 m/sec, 1012200 t fired, . Pages in use: 346 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 DLCround-PT-08b-LTLFireability-08 1146881 m, 57706 m/sec, 1352446 t fired, . Pages in use: 349 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 DLCround-PT-08b-LTLFireability-08 1436790 m, 57981 m/sec, 1693318 t fired, . Pages in use: 353 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 DLCround-PT-08b-LTLFireability-08 1723325 m, 57307 m/sec, 2030375 t fired, . Pages in use: 357 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 DLCround-PT-08b-LTLFireability-08 2009399 m, 57214 m/sec, 2366219 t fired, . Pages in use: 361 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 DLCround-PT-08b-LTLFireability-08 2299111 m, 57942 m/sec, 2705527 t fired, . Pages in use: 365 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 DLCround-PT-08b-LTLFireability-08 2590529 m, 58283 m/sec, 3048072 t fired, . Pages in use: 369 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 DLCround-PT-08b-LTLFireability-08 2879660 m, 57826 m/sec, 3388552 t fired, . Pages in use: 373 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 DLCround-PT-08b-LTLFireability-08 3166944 m, 57456 m/sec, 3725087 t fired, . Pages in use: 376 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 DLCround-PT-08b-LTLFireability-08 3451869 m, 56985 m/sec, 4060910 t fired, . Pages in use: 380 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 DLCround-PT-08b-LTLFireability-08 3736543 m, 56934 m/sec, 4397152 t fired, . Pages in use: 384 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 DLCround-PT-08b-LTLFireability-08 4023893 m, 57470 m/sec, 4733479 t fired, . Pages in use: 388 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 58/2000 DLCround-PT-08b-LTLFireability-08 4312737 m, 57768 m/sec, 5073204 t fired, . Pages in use: 392 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 62/2000 DLCround-PT-08b-LTLFireability-08 4601033 m, 57659 m/sec, 5411950 t fired, . Pages in use: 396 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 66/2000 DLCround-PT-08b-LTLFireability-08 4887496 m, 57292 m/sec, 5747745 t fired, . Pages in use: 400 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 DLCround-PT-08b-LTLFireability-08 5171870 m, 56874 m/sec, 6082574 t fired, . Pages in use: 404 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 74/2000 DLCround-PT-08b-LTLFireability-08 5456800 m, 56986 m/sec, 6416242 t fired, . Pages in use: 408 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 78/2000 DLCround-PT-08b-LTLFireability-08 5740180 m, 56676 m/sec, 6749999 t fired, . Pages in use: 412 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 82/2000 DLCround-PT-08b-LTLFireability-08 6024611 m, 56886 m/sec, 7083151 t fired, . Pages in use: 416 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 86/2000 DLCround-PT-08b-LTLFireability-08 6306203 m, 56318 m/sec, 7414362 t fired, . Pages in use: 420 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 90/2000 DLCround-PT-08b-LTLFireability-08 6589848 m, 56729 m/sec, 7747777 t fired, . Pages in use: 424 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 DLCround-PT-08b-LTLFireability-08 6870602 m, 56150 m/sec, 8076791 t fired, . Pages in use: 428 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 DLCround-PT-08b-LTLFireability-08 7152139 m, 56307 m/sec, 8408237 t fired, . Pages in use: 432 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 DLCround-PT-08b-LTLFireability-08 7435622 m, 56696 m/sec, 8740726 t fired, . Pages in use: 436 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 105/2000 DLCround-PT-08b-LTLFireability-08 7716641 m, 56203 m/sec, 9073769 t fired, . Pages in use: 439 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 109/2000 DLCround-PT-08b-LTLFireability-08 7999283 m, 56528 m/sec, 9409287 t fired, . Pages in use: 443 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 113/2000 DLCround-PT-08b-LTLFireability-08 8282337 m, 56610 m/sec, 9742633 t fired, . Pages in use: 447 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 117/2000 DLCround-PT-08b-LTLFireability-08 8567573 m, 57047 m/sec, 10076981 t fired, . Pages in use: 451 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 121/2000 DLCround-PT-08b-LTLFireability-08 8850120 m, 56509 m/sec, 10410998 t fired, . Pages in use: 455 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 125/2000 DLCround-PT-08b-LTLFireability-08 9133914 m, 56758 m/sec, 10745789 t fired, . Pages in use: 459 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 129/2000 DLCround-PT-08b-LTLFireability-08 9417252 m, 56667 m/sec, 11078924 t fired, . Pages in use: 463 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 133/2000 DLCround-PT-08b-LTLFireability-08 9699300 m, 56409 m/sec, 11414660 t fired, . Pages in use: 467 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 137/2000 DLCround-PT-08b-LTLFireability-08 9983722 m, 56884 m/sec, 11748478 t fired, . Pages in use: 471 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 141/2000 DLCround-PT-08b-LTLFireability-08 10266863 m, 56628 m/sec, 12082402 t fired, . Pages in use: 475 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 145/2000 DLCround-PT-08b-LTLFireability-08 10548481 m, 56323 m/sec, 12415680 t fired, . Pages in use: 479 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 148/2000 DLCround-PT-08b-LTLFireability-08 10830228 m, 56349 m/sec, 12747594 t fired, . Pages in use: 482 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 152/2000 DLCround-PT-08b-LTLFireability-08 11109479 m, 55850 m/sec, 13078822 t fired, . Pages in use: 486 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 156/2000 DLCround-PT-08b-LTLFireability-08 11392663 m, 56636 m/sec, 13410596 t fired, . Pages in use: 490 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 160/2000 DLCround-PT-08b-LTLFireability-08 11674351 m, 56337 m/sec, 13744566 t fired, . Pages in use: 494 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 164/2000 DLCround-PT-08b-LTLFireability-08 11955955 m, 56320 m/sec, 14076472 t fired, . Pages in use: 498 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 168/2000 DLCround-PT-08b-LTLFireability-08 12236388 m, 56086 m/sec, 14408600 t fired, . Pages in use: 502 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 172/2000 DLCround-PT-08b-LTLFireability-08 12516810 m, 56084 m/sec, 14739227 t fired, . Pages in use: 506 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 176/2000 DLCround-PT-08b-LTLFireability-08 12796183 m, 55874 m/sec, 15070403 t fired, . Pages in use: 510 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 179/2000 DLCround-PT-08b-LTLFireability-08 13063162 m, 53395 m/sec, 15385117 t fired, . Pages in use: 513 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 183/2000 DLCround-PT-08b-LTLFireability-08 13342181 m, 55803 m/sec, 15712628 t fired, . Pages in use: 517 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 187/2000 DLCround-PT-08b-LTLFireability-08 13617065 m, 54976 m/sec, 16040061 t fired, . Pages in use: 521 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 191/2000 DLCround-PT-08b-LTLFireability-08 13895889 m, 55764 m/sec, 16367006 t fired, . Pages in use: 525 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 195/2000 DLCround-PT-08b-LTLFireability-08 14172328 m, 55287 m/sec, 16696266 t fired, . Pages in use: 529 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 198/2000 DLCround-PT-08b-LTLFireability-08 14451461 m, 55826 m/sec, 17022871 t fired, . Pages in use: 532 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 202/2000 DLCround-PT-08b-LTLFireability-08 14726384 m, 54984 m/sec, 17349910 t fired, . Pages in use: 536 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 206/2000 DLCround-PT-08b-LTLFireability-08 15006549 m, 56033 m/sec, 17678835 t fired, . Pages in use: 540 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 210/2000 DLCround-PT-08b-LTLFireability-08 15286905 m, 56071 m/sec, 18011970 t fired, . Pages in use: 544 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 214/2000 DLCround-PT-08b-LTLFireability-08 15568775 m, 56374 m/sec, 18343175 t fired, . Pages in use: 548 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 218/2000 DLCround-PT-08b-LTLFireability-08 15837206 m, 53686 m/sec, 18659025 t fired, . Pages in use: 552 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 222/2000 DLCround-PT-08b-LTLFireability-08 16118115 m, 56181 m/sec, 18989054 t fired, . Pages in use: 556 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 225/2000 DLCround-PT-08b-LTLFireability-08 16399637 m, 56304 m/sec, 19319034 t fired, . Pages in use: 559 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 229/2000 DLCround-PT-08b-LTLFireability-08 16680445 m, 56161 m/sec, 19647967 t fired, . Pages in use: 563 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 233/2000 DLCround-PT-08b-LTLFireability-08 16958924 m, 55695 m/sec, 19980445 t fired, . Pages in use: 567 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 237/2000 DLCround-PT-08b-LTLFireability-08 17240095 m, 56234 m/sec, 20312171 t fired, . Pages in use: 571 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 241/2000 DLCround-PT-08b-LTLFireability-08 17521538 m, 56288 m/sec, 20642475 t fired, . Pages in use: 575 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 245/2000 DLCround-PT-08b-LTLFireability-08 17801553 m, 56003 m/sec, 20972029 t fired, . Pages in use: 579 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 249/2000 DLCround-PT-08b-LTLFireability-08 18078986 m, 55486 m/sec, 21300407 t fired, . Pages in use: 583 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 252/2000 DLCround-PT-08b-LTLFireability-08 18353980 m, 54998 m/sec, 21626142 t fired, . Pages in use: 586 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 256/2000 DLCround-PT-08b-LTLFireability-08 18625471 m, 54298 m/sec, 21946055 t fired, . Pages in use: 590 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 260/2000 DLCround-PT-08b-LTLFireability-08 18874150 m, 49735 m/sec, 22237296 t fired, . Pages in use: 594 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 263/2000 DLCround-PT-08b-LTLFireability-08 19154456 m, 56061 m/sec, 22570304 t fired, . Pages in use: 597 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 267/2000 DLCround-PT-08b-LTLFireability-08 19436238 m, 56356 m/sec, 22901554 t fired, . Pages in use: 601 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 271/2000 DLCround-PT-08b-LTLFireability-08 19712507 m, 55253 m/sec, 23229394 t fired, . Pages in use: 605 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 275/2000 DLCround-PT-08b-LTLFireability-08 19987289 m, 54956 m/sec, 23553401 t fired, . Pages in use: 609 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 279/2000 DLCround-PT-08b-LTLFireability-08 20260539 m, 54650 m/sec, 23877044 t fired, . Pages in use: 613 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 282/2000 DLCround-PT-08b-LTLFireability-08 20534877 m, 54867 m/sec, 24200477 t fired, . Pages in use: 616 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 286/2000 DLCround-PT-08b-LTLFireability-08 20807692 m, 54563 m/sec, 24524086 t fired, . Pages in use: 620 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 290/2000 DLCround-PT-08b-LTLFireability-08 21080829 m, 54627 m/sec, 24845901 t fired, . Pages in use: 624 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 294/2000 DLCround-PT-08b-LTLFireability-08 21360776 m, 55989 m/sec, 25174517 t fired, . Pages in use: 628 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 298/2000 DLCround-PT-08b-LTLFireability-08 21635838 m, 55012 m/sec, 25502101 t fired, . Pages in use: 632 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 302/2000 DLCround-PT-08b-LTLFireability-08 21913580 m, 55548 m/sec, 25827734 t fired, . Pages in use: 636 Visible: 16 CATEGORY VALUE PRODUCED BY[0m F false state space / EG[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CONJ false preprocessing[0m LTL false LTL model checker[0m CONJ false state space / EG[0m CONJ true CONJ[0m LTL false LTL model checker[0m F false state space / EG[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m 305/2000 DLCround-PT-08b-LTLFireability-08 22183524 m, 53988 m/sec, 26148903 t fired, . Pages in use: 639 Visible: 16 $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-08b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276600204"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08b.tgz
mv DLCround-PT-08b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;