About the Execution of LoLA for DLCround-PT-07b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16198.300 | 818382.00 | 833813.00 | 3066.60 | F???FF???F?F??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276500188.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-07b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276500188
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 12:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 13 12:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 13 12:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 13 12:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 963K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-LTLFireability-00
FORMULA_NAME DLCround-PT-07b-LTLFireability-01
FORMULA_NAME DLCround-PT-07b-LTLFireability-02
FORMULA_NAME DLCround-PT-07b-LTLFireability-03
FORMULA_NAME DLCround-PT-07b-LTLFireability-04
FORMULA_NAME DLCround-PT-07b-LTLFireability-05
FORMULA_NAME DLCround-PT-07b-LTLFireability-06
FORMULA_NAME DLCround-PT-07b-LTLFireability-07
FORMULA_NAME DLCround-PT-07b-LTLFireability-08
FORMULA_NAME DLCround-PT-07b-LTLFireability-09
FORMULA_NAME DLCround-PT-07b-LTLFireability-10
FORMULA_NAME DLCround-PT-07b-LTLFireability-11
FORMULA_NAME DLCround-PT-07b-LTLFireability-12
FORMULA_NAME DLCround-PT-07b-LTLFireability-13
FORMULA_NAME DLCround-PT-07b-LTLFireability-14
FORMULA_NAME DLCround-PT-07b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717075681405
FORMULA DLCround-PT-07b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717076499787
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 57 (type CNST) for 54 DLCround-PT-07b-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 57 (type CNST) for DLCround-PT-07b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 DLCround-PT-07b-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for DLCround-PT-07b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 19 DLCround-PT-07b-LTLFireability-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for DLCround-PT-07b-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 13:28:14] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-07b-LTLFireability-04
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DLCround-PT-07b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 124
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 39 DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 39 DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 39 DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for DLCround-PT-07b-LTLFireability-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for DLCround-PT-07b-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-07b-LTLFireability-11
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DLCround-PT-07b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 122
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for DLCround-PT-07b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 DLCround-PT-07b-LTLFireability-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for DLCround-PT-07b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 109
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-07b-LTLFireability-07
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 2/398 3/2000 DLCround-PT-07b-LTLFireability-07 121243 m, 24248 m/sec, 130844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 7/398 8/2000 DLCround-PT-07b-LTLFireability-07 463056 m, 68362 m/sec, 499161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 12/398 13/2000 DLCround-PT-07b-LTLFireability-07 797361 m, 66861 m/sec, 860290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 17/398 18/2000 DLCround-PT-07b-LTLFireability-07 1104127 m, 61353 m/sec, 1191867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 22/398 22/2000 DLCround-PT-07b-LTLFireability-07 1431483 m, 65471 m/sec, 1545439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 27/398 27/2000 DLCround-PT-07b-LTLFireability-07 1759464 m, 65596 m/sec, 1899719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 32/398 32/2000 DLCround-PT-07b-LTLFireability-07 2099714 m, 68050 m/sec, 2266556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 37/398 37/2000 DLCround-PT-07b-LTLFireability-07 2436664 m, 67390 m/sec, 2630049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 42/398 42/2000 DLCround-PT-07b-LTLFireability-07 2767767 m, 66220 m/sec, 2988321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 47/398 47/2000 DLCround-PT-07b-LTLFireability-07 3098434 m, 66133 m/sec, 3345997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 52/398 52/2000 DLCround-PT-07b-LTLFireability-07 3428245 m, 65962 m/sec, 3702684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 57/398 57/2000 DLCround-PT-07b-LTLFireability-07 3752245 m, 64800 m/sec, 4052427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 62/398 62/2000 DLCround-PT-07b-LTLFireability-07 4075037 m, 64558 m/sec, 4400144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 67/398 66/2000 DLCround-PT-07b-LTLFireability-07 4400178 m, 65028 m/sec, 4751583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 72/398 71/2000 DLCround-PT-07b-LTLFireability-07 4720887 m, 64141 m/sec, 5097707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 77/398 75/2000 DLCround-PT-07b-LTLFireability-07 5041874 m, 64197 m/sec, 5444043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 82/398 80/2000 DLCround-PT-07b-LTLFireability-07 5359449 m, 63515 m/sec, 5786472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 87/398 85/2000 DLCround-PT-07b-LTLFireability-07 5681048 m, 64319 m/sec, 6133658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 92/398 89/2000 DLCround-PT-07b-LTLFireability-07 6001392 m, 64068 m/sec, 6479969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 97/398 94/2000 DLCround-PT-07b-LTLFireability-07 6330219 m, 65765 m/sec, 6835207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 102/398 99/2000 DLCround-PT-07b-LTLFireability-07 6667373 m, 67430 m/sec, 7198790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 107/398 104/2000 DLCround-PT-07b-LTLFireability-07 6998664 m, 66258 m/sec, 7556660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 112/398 109/2000 DLCround-PT-07b-LTLFireability-07 7332784 m, 66824 m/sec, 7919119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 117/398 114/2000 DLCround-PT-07b-LTLFireability-07 7670225 m, 67488 m/sec, 8284825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 122/398 119/2000 DLCround-PT-07b-LTLFireability-07 8003450 m, 66645 m/sec, 8646237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 127/398 124/2000 DLCround-PT-07b-LTLFireability-07 8332434 m, 65796 m/sec, 9002138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 132/398 129/2000 DLCround-PT-07b-LTLFireability-07 8658975 m, 65308 m/sec, 9357042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 137/398 134/2000 DLCround-PT-07b-LTLFireability-07 8987318 m, 65668 m/sec, 9713860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 142/398 138/2000 DLCround-PT-07b-LTLFireability-07 9310122 m, 64560 m/sec, 10064115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 147/398 143/2000 DLCround-PT-07b-LTLFireability-07 9635947 m, 65165 m/sec, 10415972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 152/398 148/2000 DLCround-PT-07b-LTLFireability-07 9960332 m, 64877 m/sec, 10765928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 157/398 152/2000 DLCround-PT-07b-LTLFireability-07 10283144 m, 64562 m/sec, 11114726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 162/398 157/2000 DLCround-PT-07b-LTLFireability-07 10602642 m, 63899 m/sec, 11460920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 167/398 162/2000 DLCround-PT-07b-LTLFireability-07 10922809 m, 64033 m/sec, 11809086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 172/398 166/2000 DLCround-PT-07b-LTLFireability-07 11246046 m, 64647 m/sec, 12160056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 177/398 171/2000 DLCround-PT-07b-LTLFireability-07 11566310 m, 64052 m/sec, 12506384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 182/398 175/2000 DLCround-PT-07b-LTLFireability-07 11888533 m, 64444 m/sec, 12856245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 187/398 180/2000 DLCround-PT-07b-LTLFireability-07 12209764 m, 64246 m/sec, 13203844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 192/398 185/2000 DLCround-PT-07b-LTLFireability-07 12529169 m, 63881 m/sec, 13551596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 197/398 189/2000 DLCround-PT-07b-LTLFireability-07 12851402 m, 64446 m/sec, 13900596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 202/398 194/2000 DLCround-PT-07b-LTLFireability-07 13173630 m, 64445 m/sec, 14248925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 207/398 198/2000 DLCround-PT-07b-LTLFireability-07 13491913 m, 63656 m/sec, 14594463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 212/398 203/2000 DLCround-PT-07b-LTLFireability-07 13814650 m, 64547 m/sec, 14943215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 217/398 207/2000 DLCround-PT-07b-LTLFireability-07 14132220 m, 63514 m/sec, 15288300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 222/398 212/2000 DLCround-PT-07b-LTLFireability-07 14448410 m, 63238 m/sec, 15632355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 227/398 216/2000 DLCround-PT-07b-LTLFireability-07 14762787 m, 62875 m/sec, 15971930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 232/398 221/2000 DLCround-PT-07b-LTLFireability-07 15074332 m, 62309 m/sec, 16310864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 237/398 225/2000 DLCround-PT-07b-LTLFireability-07 15386658 m, 62465 m/sec, 16648792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 242/398 230/2000 DLCround-PT-07b-LTLFireability-07 15700502 m, 62768 m/sec, 16987888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 247/398 234/2000 DLCround-PT-07b-LTLFireability-07 16011502 m, 62200 m/sec, 17325241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 252/398 238/2000 DLCround-PT-07b-LTLFireability-07 16295364 m, 56772 m/sec, 17632717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 257/398 243/2000 DLCround-PT-07b-LTLFireability-07 16605548 m, 62036 m/sec, 17967549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 262/398 247/2000 DLCround-PT-07b-LTLFireability-07 16914885 m, 61867 m/sec, 18301811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 267/398 251/2000 DLCround-PT-07b-LTLFireability-07 17200801 m, 57183 m/sec, 18611126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 272/398 255/2000 DLCround-PT-07b-LTLFireability-07 17507265 m, 61292 m/sec, 18941469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 277/398 260/2000 DLCround-PT-07b-LTLFireability-07 17814950 m, 61537 m/sec, 19273768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 282/398 264/2000 DLCround-PT-07b-LTLFireability-07 18119320 m, 60874 m/sec, 19605452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 287/398 268/2000 DLCround-PT-07b-LTLFireability-07 18424459 m, 61027 m/sec, 19935518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 292/398 273/2000 DLCround-PT-07b-LTLFireability-07 18730682 m, 61244 m/sec, 20266074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 297/398 277/2000 DLCround-PT-07b-LTLFireability-07 19034539 m, 60771 m/sec, 20595866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 302/398 281/2000 DLCround-PT-07b-LTLFireability-07 19334436 m, 59979 m/sec, 20920467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 307/398 285/2000 DLCround-PT-07b-LTLFireability-07 19634932 m, 60099 m/sec, 21244886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 312/398 290/2000 DLCround-PT-07b-LTLFireability-07 19938309 m, 60675 m/sec, 21572814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 317/398 294/2000 DLCround-PT-07b-LTLFireability-07 20246700 m, 61678 m/sec, 21905597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 322/398 299/2000 DLCround-PT-07b-LTLFireability-07 20556076 m, 61875 m/sec, 22240407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 327/398 303/2000 DLCround-PT-07b-LTLFireability-07 20863122 m, 61409 m/sec, 22572885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 332/398 307/2000 DLCround-PT-07b-LTLFireability-07 21167657 m, 60907 m/sec, 22902901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 337/398 312/2000 DLCround-PT-07b-LTLFireability-07 21473809 m, 61230 m/sec, 23234132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 342/398 316/2000 DLCround-PT-07b-LTLFireability-07 21777235 m, 60685 m/sec, 23564422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 347/398 320/2000 DLCround-PT-07b-LTLFireability-07 22081195 m, 60792 m/sec, 23894998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 352/398 324/2000 DLCround-PT-07b-LTLFireability-07 22386119 m, 60984 m/sec, 24225563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 357/398 329/2000 DLCround-PT-07b-LTLFireability-07 22686594 m, 60095 m/sec, 24550840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 362/398 333/2000 DLCround-PT-07b-LTLFireability-07 22985048 m, 59690 m/sec, 24874191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 367/398 337/2000 DLCround-PT-07b-LTLFireability-07 23281855 m, 59361 m/sec, 25195448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 372/398 341/2000 DLCround-PT-07b-LTLFireability-07 23581860 m, 60001 m/sec, 25519521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 377/398 345/2000 DLCround-PT-07b-LTLFireability-07 23877007 m, 59029 m/sec, 25839866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 382/398 350/2000 DLCround-PT-07b-LTLFireability-07 24176586 m, 59915 m/sec, 26164811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 387/398 354/2000 DLCround-PT-07b-LTLFireability-07 24475353 m, 59753 m/sec, 26487634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 392/398 358/2000 DLCround-PT-07b-LTLFireability-07 24770956 m, 59120 m/sec, 26808219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 397/398 362/2000 DLCround-PT-07b-LTLFireability-07 25071233 m, 60055 m/sec, 27135595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for DLCround-PT-07b-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 DLCround-PT-07b-LTLFireability-13
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-07b-LTLFireability-07
[[35mlola[0m][I] time limit : 3180 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DLCround-PT-07b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 134
[[35mlola[0m][I] fired transitions : 135
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for DLCround-PT-07b-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 DLCround-PT-07b-LTLFireability-12
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for DLCround-PT-07b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 105
[[35mlola[0m][I] fired transitions : 105
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-07b-LTLFireability-10
[[35mlola[0m][I] time limit : 529 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCround-PT-07b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 109
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-07b-LTLFireability-08
[[35mlola[0m][I] time limit : 635 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/635 6/2000 DLCround-PT-07b-LTLFireability-08 334847 m, 66969 m/sec, 361144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 10/635 11/2000 DLCround-PT-07b-LTLFireability-08 661331 m, 65296 m/sec, 713336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 15/635 16/2000 DLCround-PT-07b-LTLFireability-08 989633 m, 65660 m/sec, 1067992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 20/635 20/2000 DLCround-PT-07b-LTLFireability-08 1312432 m, 64559 m/sec, 1416731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 25/635 25/2000 DLCround-PT-07b-LTLFireability-08 1639611 m, 65435 m/sec, 1770127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 30/635 30/2000 DLCround-PT-07b-LTLFireability-08 1968697 m, 65817 m/sec, 2125208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 35/635 35/2000 DLCround-PT-07b-LTLFireability-08 2302228 m, 66706 m/sec, 2485588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 40/635 40/2000 DLCround-PT-07b-LTLFireability-08 2627016 m, 64957 m/sec, 2836247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 45/635 45/2000 DLCround-PT-07b-LTLFireability-08 2947985 m, 64193 m/sec, 3184106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 50/635 50/2000 DLCround-PT-07b-LTLFireability-08 3268777 m, 64158 m/sec, 3529522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 55/635 54/2000 DLCround-PT-07b-LTLFireability-08 3585582 m, 63361 m/sec, 3871840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 60/635 59/2000 DLCround-PT-07b-LTLFireability-08 3900048 m, 62893 m/sec, 4211858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 65/635 64/2000 DLCround-PT-07b-LTLFireability-08 4214294 m, 62849 m/sec, 4550249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 70/635 68/2000 DLCround-PT-07b-LTLFireability-08 4526345 m, 62410 m/sec, 4887834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 75/635 73/2000 DLCround-PT-07b-LTLFireability-08 4835883 m, 61907 m/sec, 5222003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 80/635 77/2000 DLCround-PT-07b-LTLFireability-08 5143321 m, 61487 m/sec, 5553289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 85/635 81/2000 DLCround-PT-07b-LTLFireability-08 5447050 m, 60745 m/sec, 5881898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 90/635 86/2000 DLCround-PT-07b-LTLFireability-08 5752547 m, 61099 m/sec, 6211159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 95/635 90/2000 DLCround-PT-07b-LTLFireability-08 6047344 m, 58959 m/sec, 6529735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 100/635 95/2000 DLCround-PT-07b-LTLFireability-08 6352445 m, 61020 m/sec, 6859128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 105/635 99/2000 DLCround-PT-07b-LTLFireability-08 6665286 m, 62568 m/sec, 7196603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 110/635 104/2000 DLCround-PT-07b-LTLFireability-08 6976119 m, 62166 m/sec, 7532341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 115/635 109/2000 DLCround-PT-07b-LTLFireability-08 7299902 m, 64756 m/sec, 7883155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 120/635 114/2000 DLCround-PT-07b-LTLFireability-08 7633991 m, 66817 m/sec, 8245903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 125/635 119/2000 DLCround-PT-07b-LTLFireability-08 7961350 m, 65471 m/sec, 8600613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 130/635 123/2000 DLCround-PT-07b-LTLFireability-08 8288216 m, 65373 m/sec, 8954390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 135/635 128/2000 DLCround-PT-07b-LTLFireability-08 8606058 m, 63568 m/sec, 9299528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 140/635 133/2000 DLCround-PT-07b-LTLFireability-08 8936344 m, 66057 m/sec, 9658638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 145/635 137/2000 DLCround-PT-07b-LTLFireability-08 9258768 m, 64484 m/sec, 10008050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 150/635 142/2000 DLCround-PT-07b-LTLFireability-08 9584592 m, 65164 m/sec, 10360537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 155/635 147/2000 DLCround-PT-07b-LTLFireability-08 9907817 m, 64645 m/sec, 10709326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 160/635 152/2000 DLCround-PT-07b-LTLFireability-08 10229912 m, 64419 m/sec, 11057278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 165/635 156/2000 DLCround-PT-07b-LTLFireability-08 10550106 m, 64038 m/sec, 11403468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 170/635 161/2000 DLCround-PT-07b-LTLFireability-08 10869912 m, 63961 m/sec, 11751471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 175/635 165/2000 DLCround-PT-07b-LTLFireability-08 11194110 m, 64839 m/sec, 12103942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 180/635 170/2000 DLCround-PT-07b-LTLFireability-08 11519544 m, 65086 m/sec, 12455817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 185/635 175/2000 DLCround-PT-07b-LTLFireability-08 11844127 m, 64916 m/sec, 12807695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 190/635 179/2000 DLCround-PT-07b-LTLFireability-08 12168595 m, 64893 m/sec, 13158737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 195/635 184/2000 DLCround-PT-07b-LTLFireability-08 12492465 m, 64774 m/sec, 13511229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 200/635 189/2000 DLCround-PT-07b-LTLFireability-08 12818611 m, 65229 m/sec, 13865317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 205/635 193/2000 DLCround-PT-07b-LTLFireability-08 13142917 m, 64861 m/sec, 14215948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 210/635 198/2000 DLCround-PT-07b-LTLFireability-08 13464918 m, 64400 m/sec, 14565088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 215/635 203/2000 DLCround-PT-07b-LTLFireability-08 13788225 m, 64661 m/sec, 14914677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 220/635 207/2000 DLCround-PT-07b-LTLFireability-08 14108889 m, 64132 m/sec, 15262710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 225/635 212/2000 DLCround-PT-07b-LTLFireability-08 14428318 m, 63885 m/sec, 15610554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 230/635 216/2000 DLCround-PT-07b-LTLFireability-08 14747104 m, 63757 m/sec, 15954965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 235/635 221/2000 DLCround-PT-07b-LTLFireability-08 15061364 m, 62852 m/sec, 16296731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 240/635 225/2000 DLCround-PT-07b-LTLFireability-08 15374819 m, 62691 m/sec, 16636107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 245/635 230/2000 DLCround-PT-07b-LTLFireability-08 15689257 m, 62887 m/sec, 16975611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 250/635 234/2000 DLCround-PT-07b-LTLFireability-08 16003913 m, 62931 m/sec, 17317076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 255/635 239/2000 DLCround-PT-07b-LTLFireability-08 16316671 m, 62551 m/sec, 17655611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 260/635 243/2000 DLCround-PT-07b-LTLFireability-08 16631059 m, 62877 m/sec, 17995127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 265/635 247/2000 DLCround-PT-07b-LTLFireability-08 16946648 m, 63117 m/sec, 18335899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 270/635 252/2000 DLCround-PT-07b-LTLFireability-08 17263065 m, 63283 m/sec, 18678208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 275/635 256/2000 DLCround-PT-07b-LTLFireability-08 17577250 m, 62837 m/sec, 19017217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 280/635 261/2000 DLCround-PT-07b-LTLFireability-08 17890028 m, 62555 m/sec, 19354475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 285/635 265/2000 DLCround-PT-07b-LTLFireability-08 18200567 m, 62107 m/sec, 19693251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 290/635 270/2000 DLCround-PT-07b-LTLFireability-08 18510880 m, 62062 m/sec, 20028365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 295/635 274/2000 DLCround-PT-07b-LTLFireability-08 18823983 m, 62620 m/sec, 20366691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 300/635 278/2000 DLCround-PT-07b-LTLFireability-08 19134064 m, 62016 m/sec, 20702926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 305/635 283/2000 DLCround-PT-07b-LTLFireability-08 19441054 m, 61398 m/sec, 21035258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 310/635 287/2000 DLCround-PT-07b-LTLFireability-08 19749859 m, 61761 m/sec, 21368961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 315/635 292/2000 DLCround-PT-07b-LTLFireability-08 20060882 m, 62204 m/sec, 21704821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 320/635 296/2000 DLCround-PT-07b-LTLFireability-08 20374879 m, 62799 m/sec, 22043855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 325/635 300/2000 DLCround-PT-07b-LTLFireability-08 20688016 m, 62627 m/sec, 22382880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 330/635 305/2000 DLCround-PT-07b-LTLFireability-08 20999509 m, 62298 m/sec, 22721343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 335/635 309/2000 DLCround-PT-07b-LTLFireability-08 21311497 m, 62397 m/sec, 23058420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 340/635 314/2000 DLCround-PT-07b-LTLFireability-08 21623030 m, 62306 m/sec, 23397230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 345/635 318/2000 DLCround-PT-07b-LTLFireability-08 21933983 m, 62190 m/sec, 23734449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 350/635 322/2000 DLCround-PT-07b-LTLFireability-08 22245355 m, 62274 m/sec, 24073327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 355/635 327/2000 DLCround-PT-07b-LTLFireability-08 22555350 m, 61999 m/sec, 24409208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 360/635 331/2000 DLCround-PT-07b-LTLFireability-08 22866327 m, 62195 m/sec, 24745257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 365/635 335/2000 DLCround-PT-07b-LTLFireability-08 23172052 m, 61145 m/sec, 25076695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 370/635 340/2000 DLCround-PT-07b-LTLFireability-08 23480179 m, 61625 m/sec, 25409968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 375/635 344/2000 DLCround-PT-07b-LTLFireability-08 23785406 m, 61045 m/sec, 25740689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 380/635 348/2000 DLCround-PT-07b-LTLFireability-08 24091088 m, 61136 m/sec, 26071975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 385/635 353/2000 DLCround-PT-07b-LTLFireability-08 24395311 m, 60844 m/sec, 26401039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-09: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-07b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 390/635 357/2000 DLCround-PT-07b-LTLFireability-08 24697234 m, 60384 m/sec, 26728311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-07b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276500188"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;