About the Execution of LoLA for DLCround-PT-07b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16206.855 | 1307339.00 | 1314957.00 | 6462.40 | F??FFT??FF???T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276500187.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-07b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276500187
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 12:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 13 12:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 13 12:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 13 12:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 963K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-LTLCardinality-00
FORMULA_NAME DLCround-PT-07b-LTLCardinality-01
FORMULA_NAME DLCround-PT-07b-LTLCardinality-02
FORMULA_NAME DLCround-PT-07b-LTLCardinality-03
FORMULA_NAME DLCround-PT-07b-LTLCardinality-04
FORMULA_NAME DLCround-PT-07b-LTLCardinality-05
FORMULA_NAME DLCround-PT-07b-LTLCardinality-06
FORMULA_NAME DLCround-PT-07b-LTLCardinality-07
FORMULA_NAME DLCround-PT-07b-LTLCardinality-08
FORMULA_NAME DLCround-PT-07b-LTLCardinality-09
FORMULA_NAME DLCround-PT-07b-LTLCardinality-10
FORMULA_NAME DLCround-PT-07b-LTLCardinality-11
FORMULA_NAME DLCround-PT-07b-LTLCardinality-12
FORMULA_NAME DLCround-PT-07b-LTLCardinality-13
FORMULA_NAME DLCround-PT-07b-LTLCardinality-14
FORMULA_NAME DLCround-PT-07b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717074911084
FORMULA DLCround-PT-07b-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717076218423
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 19 DLCround-PT-07b-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 DLCround-PT-07b-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for DLCround-PT-07b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for DLCround-PT-07b-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DLCround-PT-07b-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DLCround-PT-07b-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 DLCround-PT-07b-LTLCardinality-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for DLCround-PT-07b-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 DLCround-PT-07b-LTLCardinality-15
[[35mlola[0m][I] time limit : 204 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 32 DLCround-PT-07b-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for DLCround-PT-07b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 32 DLCround-PT-07b-LTLCardinality-08
[[35mlola[0m][I] time limit : 233 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-08: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 ER EXCL 0/251 1/2000 DLCround-PT-07b-LTLCardinality-08 --
[[35mlola[0m][.] 64 EF STEQ 0/3264 0/5 DLCround-PT-07b-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for DLCround-PT-07b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 123
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCround-PT-07b-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-07b-LTLCardinality-04
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DLCround-PT-07b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 DLCround-PT-07b-LTLCardinality-05
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for DLCround-PT-07b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-07b-LTLCardinality-09
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for DLCround-PT-07b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 730
[[35mlola[0m][I] fired transitions : 1239
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DLCround-PT-07b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-07b-LTLCardinality-07
[[35mlola[0m][I] time limit : 407 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DLCround-PT-07b-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-07b-LTLCardinality-02
[[35mlola[0m][I] time limit : 466 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCround-PT-07b-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 DLCround-PT-07b-LTLCardinality-12
[[35mlola[0m][I] time limit : 543 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for DLCround-PT-07b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1133
[[35mlola[0m][I] fired transitions : 1159
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DLCround-PT-07b-LTLCardinality-14
[[35mlola[0m][I] time limit : 652 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for DLCround-PT-07b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-07b-LTLCardinality-10
[[35mlola[0m][I] time limit : 815 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCround-PT-07b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 109
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-07b-LTLCardinality-11
[[35mlola[0m][I] time limit : 1087 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 3/1087 3/2000 DLCround-PT-07b-LTLCardinality-11 228556 m, 45711 m/sec, 246343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 8/1087 7/2000 DLCround-PT-07b-LTLCardinality-11 572847 m, 68858 m/sec, 617721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 13/1087 11/2000 DLCround-PT-07b-LTLCardinality-11 902248 m, 65880 m/sec, 972910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 18/1087 14/2000 DLCround-PT-07b-LTLCardinality-11 1230113 m, 65573 m/sec, 1326761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 23/1087 18/2000 DLCround-PT-07b-LTLCardinality-11 1565814 m, 67140 m/sec, 1689303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 28/1087 21/2000 DLCround-PT-07b-LTLCardinality-11 1897199 m, 66277 m/sec, 2046917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 33/1087 25/2000 DLCround-PT-07b-LTLCardinality-11 2227542 m, 66068 m/sec, 2404314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 38/1087 28/2000 DLCround-PT-07b-LTLCardinality-11 2549452 m, 64382 m/sec, 2752088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 43/1087 32/2000 DLCround-PT-07b-LTLCardinality-11 2882252 m, 66560 m/sec, 3111587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 48/1087 35/2000 DLCround-PT-07b-LTLCardinality-11 3218345 m, 67218 m/sec, 3474293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 53/1087 39/2000 DLCround-PT-07b-LTLCardinality-11 3547923 m, 65915 m/sec, 3830809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 58/1087 42/2000 DLCround-PT-07b-LTLCardinality-11 3883580 m, 67131 m/sec, 4192422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 63/1087 46/2000 DLCround-PT-07b-LTLCardinality-11 4218336 m, 66951 m/sec, 4553550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 68/1087 50/2000 DLCround-PT-07b-LTLCardinality-11 4552321 m, 66797 m/sec, 4914817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 73/1087 53/2000 DLCround-PT-07b-LTLCardinality-11 4885749 m, 66685 m/sec, 5273881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 78/1087 57/2000 DLCround-PT-07b-LTLCardinality-11 5216544 m, 66159 m/sec, 5631803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 83/1087 60/2000 DLCround-PT-07b-LTLCardinality-11 5547776 m, 66246 m/sec, 5989939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 88/1087 64/2000 DLCround-PT-07b-LTLCardinality-11 5877914 m, 66027 m/sec, 6348577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 93/1087 67/2000 DLCround-PT-07b-LTLCardinality-11 6209587 m, 66334 m/sec, 6705838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 98/1087 71/2000 DLCround-PT-07b-LTLCardinality-11 6527355 m, 63553 m/sec, 7048213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 103/1087 74/2000 DLCround-PT-07b-LTLCardinality-11 6844635 m, 63456 m/sec, 7392487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 108/1087 78/2000 DLCround-PT-07b-LTLCardinality-11 7164940 m, 64061 m/sec, 7736993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 113/1087 81/2000 DLCround-PT-07b-LTLCardinality-11 7495419 m, 66095 m/sec, 8095254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 118/1087 85/2000 DLCround-PT-07b-LTLCardinality-11 7826574 m, 66231 m/sec, 8452205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 123/1087 88/2000 DLCround-PT-07b-LTLCardinality-11 8158119 m, 66309 m/sec, 8809025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 128/1087 92/2000 DLCround-PT-07b-LTLCardinality-11 8489404 m, 66257 m/sec, 9166195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 133/1087 95/2000 DLCround-PT-07b-LTLCardinality-11 8818347 m, 65788 m/sec, 9522969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 138/1087 98/2000 DLCround-PT-07b-LTLCardinality-11 9146734 m, 65677 m/sec, 9876625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 143/1087 102/2000 DLCround-PT-07b-LTLCardinality-11 9474698 m, 65592 m/sec, 10230646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 148/1087 105/2000 DLCround-PT-07b-LTLCardinality-11 9802561 m, 65572 m/sec, 10585269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 153/1087 109/2000 DLCround-PT-07b-LTLCardinality-11 10130929 m, 65673 m/sec, 10938981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 158/1087 112/2000 DLCround-PT-07b-LTLCardinality-11 10458356 m, 65485 m/sec, 11291539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 163/1087 115/2000 DLCround-PT-07b-LTLCardinality-11 10784987 m, 65326 m/sec, 11644313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 168/1087 119/2000 DLCround-PT-07b-LTLCardinality-11 11112407 m, 65484 m/sec, 11998872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 173/1087 122/2000 DLCround-PT-07b-LTLCardinality-11 11439078 m, 65334 m/sec, 12351453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 178/1087 126/2000 DLCround-PT-07b-LTLCardinality-11 11766345 m, 65453 m/sec, 12704913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 183/1087 129/2000 DLCround-PT-07b-LTLCardinality-11 12094485 m, 65628 m/sec, 13059246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 188/1087 133/2000 DLCround-PT-07b-LTLCardinality-11 12424333 m, 65969 m/sec, 13415585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 193/1087 136/2000 DLCround-PT-07b-LTLCardinality-11 12765017 m, 68136 m/sec, 13783281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 198/1087 140/2000 DLCround-PT-07b-LTLCardinality-11 13102801 m, 67556 m/sec, 14148585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 203/1087 144/2000 DLCround-PT-07b-LTLCardinality-11 13442114 m, 67862 m/sec, 14514483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 208/1087 147/2000 DLCround-PT-07b-LTLCardinality-11 13776761 m, 66929 m/sec, 14876039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 213/1087 151/2000 DLCround-PT-07b-LTLCardinality-11 14112125 m, 67072 m/sec, 15236743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 218/1087 154/2000 DLCround-PT-07b-LTLCardinality-11 14447283 m, 67031 m/sec, 15602085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 223/1087 158/2000 DLCround-PT-07b-LTLCardinality-11 14791345 m, 68812 m/sec, 15974284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 228/1087 162/2000 DLCround-PT-07b-LTLCardinality-11 15133901 m, 68511 m/sec, 16345885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 233/1087 165/2000 DLCround-PT-07b-LTLCardinality-11 15472943 m, 67808 m/sec, 16713389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 238/1087 169/2000 DLCround-PT-07b-LTLCardinality-11 15811360 m, 67683 m/sec, 17080867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 243/1087 173/2000 DLCround-PT-07b-LTLCardinality-11 16147275 m, 67183 m/sec, 17444792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 248/1087 176/2000 DLCround-PT-07b-LTLCardinality-11 16482950 m, 67135 m/sec, 17807156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 253/1087 180/2000 DLCround-PT-07b-LTLCardinality-11 16815967 m, 66603 m/sec, 18167700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 258/1087 183/2000 DLCround-PT-07b-LTLCardinality-11 17148973 m, 66601 m/sec, 18531173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 263/1087 187/2000 DLCround-PT-07b-LTLCardinality-11 17482214 m, 66648 m/sec, 18893199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 268/1087 190/2000 DLCround-PT-07b-LTLCardinality-11 17817507 m, 67058 m/sec, 19257704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 273/1087 194/2000 DLCround-PT-07b-LTLCardinality-11 18150133 m, 66525 m/sec, 19618153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 278/1087 197/2000 DLCround-PT-07b-LTLCardinality-11 18482754 m, 66524 m/sec, 19978143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 283/1087 201/2000 DLCround-PT-07b-LTLCardinality-11 18816249 m, 66699 m/sec, 20338647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 288/1087 204/2000 DLCround-PT-07b-LTLCardinality-11 19149934 m, 66737 m/sec, 20700370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 293/1087 208/2000 DLCround-PT-07b-LTLCardinality-11 19480021 m, 66017 m/sec, 21056291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 298/1087 211/2000 DLCround-PT-07b-LTLCardinality-11 19811427 m, 66281 m/sec, 21414213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 303/1087 215/2000 DLCround-PT-07b-LTLCardinality-11 20142861 m, 66286 m/sec, 21772186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 308/1087 218/2000 DLCround-PT-07b-LTLCardinality-11 20473023 m, 66032 m/sec, 22128942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 313/1087 221/2000 DLCround-PT-07b-LTLCardinality-11 20801628 m, 65721 m/sec, 22484064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 318/1087 225/2000 DLCround-PT-07b-LTLCardinality-11 21132434 m, 66161 m/sec, 22842115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 323/1087 228/2000 DLCround-PT-07b-LTLCardinality-11 21457619 m, 65037 m/sec, 23197520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 328/1087 232/2000 DLCround-PT-07b-LTLCardinality-11 21788256 m, 66127 m/sec, 23556541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 333/1087 235/2000 DLCround-PT-07b-LTLCardinality-11 22117993 m, 65947 m/sec, 23912544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 338/1087 239/2000 DLCround-PT-07b-LTLCardinality-11 22447500 m, 65901 m/sec, 24271711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 343/1087 242/2000 DLCround-PT-07b-LTLCardinality-11 22774423 m, 65384 m/sec, 24626408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 348/1087 245/2000 DLCround-PT-07b-LTLCardinality-11 23101098 m, 65335 m/sec, 24978729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 353/1087 249/2000 DLCround-PT-07b-LTLCardinality-11 23430280 m, 65836 m/sec, 25334360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 358/1087 252/2000 DLCround-PT-07b-LTLCardinality-11 23755124 m, 64968 m/sec, 25688277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 363/1087 256/2000 DLCround-PT-07b-LTLCardinality-11 24082273 m, 65429 m/sec, 26043341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 368/1087 259/2000 DLCround-PT-07b-LTLCardinality-11 24409336 m, 65412 m/sec, 26395610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 373/1087 262/2000 DLCround-PT-07b-LTLCardinality-11 24736391 m, 65411 m/sec, 26752283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 378/1087 266/2000 DLCround-PT-07b-LTLCardinality-11 25063137 m, 65349 m/sec, 27108385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 383/1087 269/2000 DLCround-PT-07b-LTLCardinality-11 25390347 m, 65442 m/sec, 27464567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 388/1087 273/2000 DLCround-PT-07b-LTLCardinality-11 25720990 m, 66128 m/sec, 27820602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 393/1087 276/2000 DLCround-PT-07b-LTLCardinality-11 26047825 m, 65367 m/sec, 28175147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 398/1087 280/2000 DLCround-PT-07b-LTLCardinality-11 26374556 m, 65346 m/sec, 28527338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 403/1087 283/2000 DLCround-PT-07b-LTLCardinality-11 26685750 m, 62238 m/sec, 28863927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 408/1087 286/2000 DLCround-PT-07b-LTLCardinality-11 26986973 m, 60244 m/sec, 29192266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 413/1087 289/2000 DLCround-PT-07b-LTLCardinality-11 27277929 m, 58191 m/sec, 29506557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 418/1087 292/2000 DLCround-PT-07b-LTLCardinality-11 27601617 m, 64737 m/sec, 29856291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 423/1087 296/2000 DLCround-PT-07b-LTLCardinality-11 27921301 m, 63936 m/sec, 30205213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 428/1087 299/2000 DLCround-PT-07b-LTLCardinality-11 28237175 m, 63174 m/sec, 30546938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 433/1087 302/2000 DLCround-PT-07b-LTLCardinality-11 28554125 m, 63390 m/sec, 30893568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 438/1087 305/2000 DLCround-PT-07b-LTLCardinality-11 28875089 m, 64192 m/sec, 31241233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 443/1087 309/2000 DLCround-PT-07b-LTLCardinality-11 29194736 m, 63929 m/sec, 31586024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 448/1087 312/2000 DLCround-PT-07b-LTLCardinality-11 29503847 m, 61822 m/sec, 31920209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 453/1087 315/2000 DLCround-PT-07b-LTLCardinality-11 29821608 m, 63552 m/sec, 32264998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 458/1087 319/2000 DLCround-PT-07b-LTLCardinality-11 30140457 m, 63769 m/sec, 32612803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 463/1087 322/2000 DLCround-PT-07b-LTLCardinality-11 30462524 m, 64413 m/sec, 32960789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 468/1087 325/2000 DLCround-PT-07b-LTLCardinality-11 30784754 m, 64446 m/sec, 33310264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 473/1087 329/2000 DLCround-PT-07b-LTLCardinality-11 31107012 m, 64451 m/sec, 33657254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 478/1087 332/2000 DLCround-PT-07b-LTLCardinality-11 31428883 m, 64374 m/sec, 34005842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 483/1087 335/2000 DLCround-PT-07b-LTLCardinality-11 31749413 m, 64106 m/sec, 34352143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 488/1087 339/2000 DLCround-PT-07b-LTLCardinality-11 32068791 m, 63875 m/sec, 34699586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 493/1087 342/2000 DLCround-PT-07b-LTLCardinality-11 32386173 m, 63476 m/sec, 35044090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 498/1087 345/2000 DLCround-PT-07b-LTLCardinality-11 32704917 m, 63748 m/sec, 35388456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 503/1087 348/2000 DLCround-PT-07b-LTLCardinality-11 33026688 m, 64354 m/sec, 35735477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 508/1087 352/2000 DLCround-PT-07b-LTLCardinality-11 33343796 m, 63421 m/sec, 36078388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 513/1087 355/2000 DLCround-PT-07b-LTLCardinality-11 33665861 m, 64413 m/sec, 36426859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 518/1087 358/2000 DLCround-PT-07b-LTLCardinality-11 33987799 m, 64387 m/sec, 36773417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 523/1087 362/2000 DLCround-PT-07b-LTLCardinality-11 34308912 m, 64222 m/sec, 37120493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 528/1087 365/2000 DLCround-PT-07b-LTLCardinality-11 34628716 m, 63960 m/sec, 37466538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 533/1087 368/2000 DLCround-PT-07b-LTLCardinality-11 34946056 m, 63468 m/sec, 37809275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 538/1087 372/2000 DLCround-PT-07b-LTLCardinality-11 35266044 m, 63997 m/sec, 38154373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 543/1087 375/2000 DLCround-PT-07b-LTLCardinality-11 35586297 m, 64050 m/sec, 38500303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 548/1087 378/2000 DLCround-PT-07b-LTLCardinality-11 35902541 m, 63248 m/sec, 38844071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 553/1087 381/2000 DLCround-PT-07b-LTLCardinality-11 36219400 m, 63371 m/sec, 39189429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 558/1087 385/2000 DLCround-PT-07b-LTLCardinality-11 36537972 m, 63714 m/sec, 39533564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 563/1087 388/2000 DLCround-PT-07b-LTLCardinality-11 36854185 m, 63242 m/sec, 39876599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 568/1087 391/2000 DLCround-PT-07b-LTLCardinality-11 37172549 m, 63672 m/sec, 40219415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 573/1087 395/2000 DLCround-PT-07b-LTLCardinality-11 37491975 m, 63885 m/sec, 40565493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 578/1087 398/2000 DLCround-PT-07b-LTLCardinality-11 37808890 m, 63383 m/sec, 40907801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 583/1087 401/2000 DLCround-PT-07b-LTLCardinality-11 38125326 m, 63287 m/sec, 41252011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 588/1087 404/2000 DLCround-PT-07b-LTLCardinality-11 38438685 m, 62671 m/sec, 41591297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 593/1087 407/2000 DLCround-PT-07b-LTLCardinality-11 38749399 m, 62142 m/sec, 41927801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 598/1087 411/2000 DLCround-PT-07b-LTLCardinality-11 39066761 m, 63472 m/sec, 42269321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 603/1087 414/2000 DLCround-PT-07b-LTLCardinality-11 39379721 m, 62592 m/sec, 42608537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 608/1087 417/2000 DLCround-PT-07b-LTLCardinality-11 39695123 m, 63080 m/sec, 42950087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 613/1087 420/2000 DLCround-PT-07b-LTLCardinality-11 40013865 m, 63748 m/sec, 43293254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 618/1087 424/2000 DLCround-PT-07b-LTLCardinality-11 40331824 m, 63591 m/sec, 43636511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 623/1087 427/2000 DLCround-PT-07b-LTLCardinality-11 40652633 m, 64161 m/sec, 43982231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 628/1087 430/2000 DLCround-PT-07b-LTLCardinality-11 40970001 m, 63473 m/sec, 44327343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 634/1087 434/2000 DLCround-PT-07b-LTLCardinality-11 41290225 m, 64044 m/sec, 44672242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 639/1087 437/2000 DLCround-PT-07b-LTLCardinality-11 41608999 m, 63754 m/sec, 45019070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 644/1087 440/2000 DLCround-PT-07b-LTLCardinality-11 41923807 m, 62961 m/sec, 45360719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 649/1087 444/2000 DLCround-PT-07b-LTLCardinality-11 42243033 m, 63845 m/sec, 45706069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 654/1087 447/2000 DLCround-PT-07b-LTLCardinality-11 42558539 m, 63101 m/sec, 46047611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 659/1087 450/2000 DLCround-PT-07b-LTLCardinality-11 42878379 m, 63968 m/sec, 46393625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 664/1087 453/2000 DLCround-PT-07b-LTLCardinality-11 43194802 m, 63284 m/sec, 46737886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 669/1087 457/2000 DLCround-PT-07b-LTLCardinality-11 43512202 m, 63480 m/sec, 47083072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 674/1087 460/2000 DLCround-PT-07b-LTLCardinality-11 43827486 m, 63056 m/sec, 47424618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 679/1087 463/2000 DLCround-PT-07b-LTLCardinality-11 44143950 m, 63292 m/sec, 47769772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 684/1087 466/2000 DLCround-PT-07b-LTLCardinality-11 44461477 m, 63505 m/sec, 48115024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 689/1087 470/2000 DLCround-PT-07b-LTLCardinality-11 44776386 m, 62981 m/sec, 48455519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 694/1087 473/2000 DLCround-PT-07b-LTLCardinality-11 45089830 m, 62688 m/sec, 48796031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 699/1087 476/2000 DLCround-PT-07b-LTLCardinality-11 45408278 m, 63689 m/sec, 49139532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 704/1087 479/2000 DLCround-PT-07b-LTLCardinality-11 45723095 m, 62963 m/sec, 49480344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 709/1087 482/2000 DLCround-PT-07b-LTLCardinality-11 46032980 m, 61977 m/sec, 49816076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 714/1087 486/2000 DLCround-PT-07b-LTLCardinality-11 46344653 m, 62334 m/sec, 50153975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 719/1087 489/2000 DLCround-PT-07b-LTLCardinality-11 46661240 m, 63317 m/sec, 50495646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 724/1087 492/2000 DLCround-PT-07b-LTLCardinality-11 46971586 m, 62069 m/sec, 50831909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 729/1087 495/2000 DLCround-PT-07b-LTLCardinality-11 47283865 m, 62455 m/sec, 51169573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 734/1087 499/2000 DLCround-PT-07b-LTLCardinality-11 47590997 m, 61426 m/sec, 51503205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 739/1087 502/2000 DLCround-PT-07b-LTLCardinality-11 47903165 m, 62433 m/sec, 51841401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 744/1087 505/2000 DLCround-PT-07b-LTLCardinality-11 48213360 m, 62039 m/sec, 52177829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 749/1087 508/2000 DLCround-PT-07b-LTLCardinality-11 48523533 m, 62034 m/sec, 52513151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 754/1087 511/2000 DLCround-PT-07b-LTLCardinality-11 48833732 m, 62039 m/sec, 52848661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 759/1087 514/2000 DLCround-PT-07b-LTLCardinality-11 49143077 m, 61869 m/sec, 53182462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 764/1087 518/2000 DLCround-PT-07b-LTLCardinality-11 49449183 m, 61221 m/sec, 53516039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 769/1087 521/2000 DLCround-PT-07b-LTLCardinality-11 49760917 m, 62346 m/sec, 53856627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 774/1087 524/2000 DLCround-PT-07b-LTLCardinality-11 50075528 m, 62922 m/sec, 54198958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 779/1087 527/2000 DLCround-PT-07b-LTLCardinality-11 50387643 m, 62423 m/sec, 54535849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 784/1087 530/2000 DLCround-PT-07b-LTLCardinality-11 50695569 m, 61585 m/sec, 54870615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 789/1087 534/2000 DLCround-PT-07b-LTLCardinality-11 51001219 m, 61130 m/sec, 55201961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 794/1087 537/2000 DLCround-PT-07b-LTLCardinality-11 51306891 m, 61134 m/sec, 55530843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 799/1087 540/2000 DLCround-PT-07b-LTLCardinality-11 51611219 m, 60865 m/sec, 55860078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 804/1087 543/2000 DLCround-PT-07b-LTLCardinality-11 51919701 m, 61696 m/sec, 56194869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 809/1087 546/2000 DLCround-PT-07b-LTLCardinality-11 52227398 m, 61539 m/sec, 56530048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 814/1087 549/2000 DLCround-PT-07b-LTLCardinality-11 52533077 m, 61135 m/sec, 56862350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 819/1087 552/2000 DLCround-PT-07b-LTLCardinality-11 52840931 m, 61570 m/sec, 57201868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 824/1087 556/2000 DLCround-PT-07b-LTLCardinality-11 53151733 m, 62160 m/sec, 57538275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 829/1087 559/2000 DLCround-PT-07b-LTLCardinality-11 53461635 m, 61980 m/sec, 57873357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 834/1087 562/2000 DLCround-PT-07b-LTLCardinality-11 53771242 m, 61921 m/sec, 58207384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 839/1087 565/2000 DLCround-PT-07b-LTLCardinality-11 54080296 m, 61810 m/sec, 58541405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 844/1087 568/2000 DLCround-PT-07b-LTLCardinality-11 54386553 m, 61251 m/sec, 58874165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 849/1087 571/2000 DLCround-PT-07b-LTLCardinality-11 54692023 m, 61094 m/sec, 59203013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 854/1087 574/2000 DLCround-PT-07b-LTLCardinality-11 54995935 m, 60782 m/sec, 59531637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 859/1087 578/2000 DLCround-PT-07b-LTLCardinality-11 55301945 m, 61202 m/sec, 59861411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 864/1087 581/2000 DLCround-PT-07b-LTLCardinality-11 55612757 m, 62162 m/sec, 60198265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 869/1087 584/2000 DLCround-PT-07b-LTLCardinality-11 55924448 m, 62338 m/sec, 60539109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 874/1087 587/2000 DLCround-PT-07b-LTLCardinality-11 56228750 m, 60860 m/sec, 60867572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 879/1087 590/2000 DLCround-PT-07b-LTLCardinality-11 56535871 m, 61424 m/sec, 61199615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 884/1087 593/2000 DLCround-PT-07b-LTLCardinality-11 56841602 m, 61146 m/sec, 61529749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 889/1087 596/2000 DLCround-PT-07b-LTLCardinality-11 57145909 m, 60861 m/sec, 61857947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 894/1087 599/2000 DLCround-PT-07b-LTLCardinality-11 57451781 m, 61174 m/sec, 62188147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 899/1087 602/2000 DLCround-PT-07b-LTLCardinality-11 57756153 m, 60874 m/sec, 62516703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 904/1087 605/2000 DLCround-PT-07b-LTLCardinality-11 58059571 m, 60683 m/sec, 62844033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 909/1087 608/2000 DLCround-PT-07b-LTLCardinality-11 58363636 m, 60813 m/sec, 63173594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 914/1087 612/2000 DLCround-PT-07b-LTLCardinality-11 58668595 m, 60991 m/sec, 63505877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 919/1087 615/2000 DLCround-PT-07b-LTLCardinality-11 58977101 m, 61701 m/sec, 63842157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 924/1087 618/2000 DLCround-PT-07b-LTLCardinality-11 59290120 m, 62603 m/sec, 64183380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 929/1087 621/2000 DLCround-PT-07b-LTLCardinality-11 59599246 m, 61825 m/sec, 64519435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 934/1087 624/2000 DLCround-PT-07b-LTLCardinality-11 59902632 m, 60677 m/sec, 64848144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 939/1087 627/2000 DLCround-PT-07b-LTLCardinality-11 60202172 m, 59908 m/sec, 65171532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 944/1087 630/2000 DLCround-PT-07b-LTLCardinality-11 60440725 m, 47710 m/sec, 65428041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 952/1087 630/2000 DLCround-PT-07b-LTLCardinality-11 60508672 m, 13589 m/sec, 65501492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-07b-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-07b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 958/1087 630/2000 DLCround-PT-07b-LTLCardinality-11 60511650 m, 595 m/sec, 65504640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-07b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276500187"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;