About the Execution of LoLA for DLCround-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.808 | 692176.00 | 716673.00 | 2399.90 | ?F????????FT??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276500172.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-06b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276500172
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Apr 13 13:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 13 13:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Apr 13 13:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 41K Apr 13 13:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 813K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06b-LTLFireability-00
FORMULA_NAME DLCround-PT-06b-LTLFireability-01
FORMULA_NAME DLCround-PT-06b-LTLFireability-02
FORMULA_NAME DLCround-PT-06b-LTLFireability-03
FORMULA_NAME DLCround-PT-06b-LTLFireability-04
FORMULA_NAME DLCround-PT-06b-LTLFireability-05
FORMULA_NAME DLCround-PT-06b-LTLFireability-06
FORMULA_NAME DLCround-PT-06b-LTLFireability-07
FORMULA_NAME DLCround-PT-06b-LTLFireability-08
FORMULA_NAME DLCround-PT-06b-LTLFireability-09
FORMULA_NAME DLCround-PT-06b-LTLFireability-10
FORMULA_NAME DLCround-PT-06b-LTLFireability-11
FORMULA_NAME DLCround-PT-06b-LTLFireability-12
FORMULA_NAME DLCround-PT-06b-LTLFireability-13
FORMULA_NAME DLCround-PT-06b-LTLFireability-14
FORMULA_NAME DLCround-PT-06b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717072166122
FORMULA DLCround-PT-06b-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717072858298
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-06b-LTLFireability-01
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCround-PT-06b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 97
[[35mlola[0m][I] fired transitions : 97
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-06b-LTLFireability-11
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DLCround-PT-06b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-06b-LTLFireability-14
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 39 DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCround-PT-06b-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 39 DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCround-PT-06b-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-06b-LTLFireability-10
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for DLCround-PT-06b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 39 DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-13: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 4/256 1/2000 DLCround-PT-06b-LTLFireability-13 113242 m, 22648 m/sec, 301562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-13: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 9/256 3/2000 DLCround-PT-06b-LTLFireability-13 275619 m, 32475 m/sec, 742058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-13: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 14/256 4/2000 DLCround-PT-06b-LTLFireability-13 432321 m, 31340 m/sec, 1176567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-13: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 19/256 5/2000 DLCround-PT-06b-LTLFireability-13 591365 m, 31808 m/sec, 1617658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-06b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 630676
[[35mlola[0m][I] fired transitions : 1727877
[[35mlola[0m][I] time used : 20
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 49 DLCround-PT-06b-LTLFireability-15
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for DLCround-PT-06b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 49 DLCround-PT-06b-LTLFireability-15
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for DLCround-PT-06b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 593
[[35mlola[0m][I] fired transitions : 593
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-06b-LTLFireability-12
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for DLCround-PT-06b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 871
[[35mlola[0m][I] fired transitions : 871
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-06b-LTLFireability-09
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 4/396 4/2000 DLCround-PT-06b-LTLFireability-09 260062 m, 52012 m/sec, 297951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 9/396 8/2000 DLCround-PT-06b-LTLFireability-09 589582 m, 65904 m/sec, 678859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 14/396 13/2000 DLCround-PT-06b-LTLFireability-09 914803 m, 65044 m/sec, 1052147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 19/396 17/2000 DLCround-PT-06b-LTLFireability-09 1248072 m, 66653 m/sec, 1429471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 24/396 22/2000 DLCround-PT-06b-LTLFireability-09 1579710 m, 66327 m/sec, 1811074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 29/396 26/2000 DLCround-PT-06b-LTLFireability-09 1909278 m, 65913 m/sec, 2186343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 34/396 30/2000 DLCround-PT-06b-LTLFireability-09 2227338 m, 63612 m/sec, 2558065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 39/396 35/2000 DLCround-PT-06b-LTLFireability-09 2556175 m, 65767 m/sec, 2932385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 44/396 39/2000 DLCround-PT-06b-LTLFireability-09 2866926 m, 62150 m/sec, 3289535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 49/396 43/2000 DLCround-PT-06b-LTLFireability-09 3179822 m, 62579 m/sec, 3653300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 54/396 48/2000 DLCround-PT-06b-LTLFireability-09 3516163 m, 67268 m/sec, 4043350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 59/396 52/2000 DLCround-PT-06b-LTLFireability-09 3849249 m, 66617 m/sec, 4430816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 64/396 57/2000 DLCround-PT-06b-LTLFireability-09 4188179 m, 67786 m/sec, 4821541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 69/396 61/2000 DLCround-PT-06b-LTLFireability-09 4518372 m, 66038 m/sec, 5195246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 74/396 66/2000 DLCround-PT-06b-LTLFireability-09 4850935 m, 66512 m/sec, 5577420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 79/396 70/2000 DLCround-PT-06b-LTLFireability-09 5177807 m, 65374 m/sec, 5951153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 84/396 74/2000 DLCround-PT-06b-LTLFireability-09 5502844 m, 65007 m/sec, 6324924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 89/396 79/2000 DLCround-PT-06b-LTLFireability-09 5825057 m, 64442 m/sec, 6697170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 94/396 83/2000 DLCround-PT-06b-LTLFireability-09 6167133 m, 68415 m/sec, 7091273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 99/396 88/2000 DLCround-PT-06b-LTLFireability-09 6499065 m, 66386 m/sec, 7480028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 104/396 92/2000 DLCround-PT-06b-LTLFireability-09 6836152 m, 67417 m/sec, 7868311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 109/396 97/2000 DLCround-PT-06b-LTLFireability-09 7163424 m, 65454 m/sec, 8240290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 114/396 101/2000 DLCround-PT-06b-LTLFireability-09 7464461 m, 60207 m/sec, 8587699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 119/396 105/2000 DLCround-PT-06b-LTLFireability-09 7802061 m, 67520 m/sec, 8972089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 124/396 110/2000 DLCround-PT-06b-LTLFireability-09 8135621 m, 66712 m/sec, 9352062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 129/396 114/2000 DLCround-PT-06b-LTLFireability-09 8462504 m, 65376 m/sec, 9727791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 134/396 118/2000 DLCround-PT-06b-LTLFireability-09 8780778 m, 63654 m/sec, 10097626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 139/396 123/2000 DLCround-PT-06b-LTLFireability-09 9108667 m, 65577 m/sec, 10469596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 144/396 127/2000 DLCround-PT-06b-LTLFireability-09 9441092 m, 66485 m/sec, 10850990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 149/396 132/2000 DLCround-PT-06b-LTLFireability-09 9772355 m, 66252 m/sec, 11236769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 154/396 136/2000 DLCround-PT-06b-LTLFireability-09 10109180 m, 67365 m/sec, 11627006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 159/396 141/2000 DLCround-PT-06b-LTLFireability-09 10449054 m, 67974 m/sec, 12012051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 164/396 145/2000 DLCround-PT-06b-LTLFireability-09 10781237 m, 66436 m/sec, 12393967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 169/396 150/2000 DLCround-PT-06b-LTLFireability-09 11110362 m, 65825 m/sec, 12768947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 174/396 154/2000 DLCround-PT-06b-LTLFireability-09 11433992 m, 64726 m/sec, 13141545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 179/396 158/2000 DLCround-PT-06b-LTLFireability-09 11750849 m, 63371 m/sec, 13505048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 184/396 163/2000 DLCround-PT-06b-LTLFireability-09 12088135 m, 67457 m/sec, 13896571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 189/396 167/2000 DLCround-PT-06b-LTLFireability-09 12420302 m, 66433 m/sec, 14283293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 194/396 172/2000 DLCround-PT-06b-LTLFireability-09 12754003 m, 66740 m/sec, 14668751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 199/396 176/2000 DLCround-PT-06b-LTLFireability-09 13084816 m, 66162 m/sec, 15044711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 204/396 180/2000 DLCround-PT-06b-LTLFireability-09 13404555 m, 63947 m/sec, 15412831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 209/396 185/2000 DLCround-PT-06b-LTLFireability-09 13736266 m, 66342 m/sec, 15790381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 214/396 189/2000 DLCround-PT-06b-LTLFireability-09 14066030 m, 65952 m/sec, 16168893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 219/396 194/2000 DLCround-PT-06b-LTLFireability-09 14389398 m, 64673 m/sec, 16538075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 224/396 198/2000 DLCround-PT-06b-LTLFireability-09 14706667 m, 63453 m/sec, 16907061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 229/396 202/2000 DLCround-PT-06b-LTLFireability-09 15033055 m, 65277 m/sec, 17280161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 234/396 207/2000 DLCround-PT-06b-LTLFireability-09 15357743 m, 64937 m/sec, 17651865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 239/396 210/2000 DLCround-PT-06b-LTLFireability-09 15653964 m, 59244 m/sec, 17992223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 244/396 215/2000 DLCround-PT-06b-LTLFireability-09 15973018 m, 63810 m/sec, 18361381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 249/396 219/2000 DLCround-PT-06b-LTLFireability-09 16300105 m, 65417 m/sec, 18743524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 254/396 223/2000 DLCround-PT-06b-LTLFireability-09 16631436 m, 66266 m/sec, 19125398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 259/396 228/2000 DLCround-PT-06b-LTLFireability-09 16968262 m, 67365 m/sec, 19507220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 264/396 232/2000 DLCround-PT-06b-LTLFireability-09 17288708 m, 64089 m/sec, 19876462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 269/396 236/2000 DLCround-PT-06b-LTLFireability-09 17607047 m, 63667 m/sec, 20239778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 274/396 240/2000 DLCround-PT-06b-LTLFireability-09 17931305 m, 64851 m/sec, 20612292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 279/396 244/2000 DLCround-PT-06b-LTLFireability-09 18247952 m, 63329 m/sec, 20973534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 284/396 249/2000 DLCround-PT-06b-LTLFireability-09 18583819 m, 67173 m/sec, 21365224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 289/396 253/2000 DLCround-PT-06b-LTLFireability-09 18913114 m, 65859 m/sec, 21747436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 294/396 257/2000 DLCround-PT-06b-LTLFireability-09 19240435 m, 65464 m/sec, 22125134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 299/396 262/2000 DLCround-PT-06b-LTLFireability-09 19573054 m, 66523 m/sec, 22503892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 304/396 266/2000 DLCround-PT-06b-LTLFireability-09 19886616 m, 62712 m/sec, 22867378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 309/396 270/2000 DLCround-PT-06b-LTLFireability-09 20221800 m, 67036 m/sec, 23247054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 314/396 275/2000 DLCround-PT-06b-LTLFireability-09 20553884 m, 66416 m/sec, 23629215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 319/396 279/2000 DLCround-PT-06b-LTLFireability-09 20881339 m, 65491 m/sec, 24002379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 324/396 283/2000 DLCround-PT-06b-LTLFireability-09 21201406 m, 64013 m/sec, 24374361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 329/396 288/2000 DLCround-PT-06b-LTLFireability-09 21527410 m, 65200 m/sec, 24747113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 334/396 292/2000 DLCround-PT-06b-LTLFireability-09 21837873 m, 62092 m/sec, 25100444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 339/396 296/2000 DLCround-PT-06b-LTLFireability-09 22155264 m, 63478 m/sec, 25466217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 344/396 300/2000 DLCround-PT-06b-LTLFireability-09 22468274 m, 62602 m/sec, 25830256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 349/396 303/2000 DLCround-PT-06b-LTLFireability-09 22767303 m, 59805 m/sec, 26173269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 354/396 307/2000 DLCround-PT-06b-LTLFireability-09 23074410 m, 61421 m/sec, 26529664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 359/396 311/2000 DLCround-PT-06b-LTLFireability-09 23387968 m, 62711 m/sec, 26881277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 364/396 316/2000 DLCround-PT-06b-LTLFireability-09 23702938 m, 62994 m/sec, 27247087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 369/396 319/2000 DLCround-PT-06b-LTLFireability-09 24007344 m, 60881 m/sec, 27601527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 374/396 323/2000 DLCround-PT-06b-LTLFireability-09 24330763 m, 64683 m/sec, 27969908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 379/396 328/2000 DLCround-PT-06b-LTLFireability-09 24653665 m, 64580 m/sec, 28338304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 384/396 332/2000 DLCround-PT-06b-LTLFireability-09 24974654 m, 64197 m/sec, 28706185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 389/396 335/2000 DLCround-PT-06b-LTLFireability-09 25280991 m, 61267 m/sec, 29064326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 394/396 339/2000 DLCround-PT-06b-LTLFireability-09 25578790 m, 59559 m/sec, 29409346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for DLCround-PT-06b-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-06b-LTLFireability-08
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-06b-LTLFireability-09
[[35mlola[0m][I] time limit : 3168 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/396 5/2000 DLCround-PT-06b-LTLFireability-08 326445 m, 65289 m/sec, 372958 t fired, .
[[35mlola[0m][.] 28 LTL EXCL 5/3168 5/5 DLCround-PT-06b-LTLFireability-09 325970 m, -5050564 m/sec, 371912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for DLCround-PT-06b-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/396 9/2000 DLCround-PT-06b-LTLFireability-08 650770 m, 64865 m/sec, 750317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/396 14/2000 DLCround-PT-06b-LTLFireability-08 972521 m, 64350 m/sec, 1117372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/396 18/2000 DLCround-PT-06b-LTLFireability-08 1298993 m, 65294 m/sec, 1490842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/396 22/2000 DLCround-PT-06b-LTLFireability-08 1627512 m, 65703 m/sec, 1865003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/396 27/2000 DLCround-PT-06b-LTLFireability-08 1951209 m, 64739 m/sec, 2237445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/396 31/2000 DLCround-PT-06b-LTLFireability-08 2262367 m, 62231 m/sec, 2597922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 40/396 35/2000 DLCround-PT-06b-LTLFireability-08 2581816 m, 63889 m/sec, 2960858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 45/396 39/2000 DLCround-PT-06b-LTLFireability-08 2881417 m, 59920 m/sec, 3305991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 50/396 43/2000 DLCround-PT-06b-LTLFireability-08 3187313 m, 61179 m/sec, 3661321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 55/396 48/2000 DLCround-PT-06b-LTLFireability-08 3520801 m, 66697 m/sec, 4048387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 60/396 52/2000 DLCround-PT-06b-LTLFireability-08 3858545 m, 67548 m/sec, 4442203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 65/396 57/2000 DLCround-PT-06b-LTLFireability-08 4198733 m, 68037 m/sec, 4833145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 70/396 62/2000 DLCround-PT-06b-LTLFireability-08 4535526 m, 67358 m/sec, 5217222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 75/396 66/2000 DLCround-PT-06b-LTLFireability-08 4868327 m, 66560 m/sec, 5597025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 80/396 70/2000 DLCround-PT-06b-LTLFireability-08 5191911 m, 64716 m/sec, 5968267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 85/396 74/2000 DLCround-PT-06b-LTLFireability-08 5512379 m, 64093 m/sec, 6336730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 90/396 79/2000 DLCround-PT-06b-LTLFireability-08 5825535 m, 62631 m/sec, 6697693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 95/396 83/2000 DLCround-PT-06b-LTLFireability-08 6164173 m, 67727 m/sec, 7087659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 100/396 88/2000 DLCround-PT-06b-LTLFireability-08 6491591 m, 65483 m/sec, 7471312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 105/396 92/2000 DLCround-PT-06b-LTLFireability-08 6825612 m, 66804 m/sec, 7855343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 110/396 96/2000 DLCround-PT-06b-LTLFireability-08 7149068 m, 64691 m/sec, 8224115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 115/396 101/2000 DLCround-PT-06b-LTLFireability-08 7464764 m, 63139 m/sec, 8588037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 120/396 105/2000 DLCround-PT-06b-LTLFireability-08 7797825 m, 66612 m/sec, 8966809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 125/396 110/2000 DLCround-PT-06b-LTLFireability-08 8128619 m, 66158 m/sec, 9344494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 130/396 114/2000 DLCround-PT-06b-LTLFireability-08 8454357 m, 65147 m/sec, 9718267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 135/396 118/2000 DLCround-PT-06b-LTLFireability-08 8767845 m, 62697 m/sec, 10081734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 140/396 123/2000 DLCround-PT-06b-LTLFireability-08 9093005 m, 65032 m/sec, 10451980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 145/396 127/2000 DLCround-PT-06b-LTLFireability-08 9415309 m, 64460 m/sec, 10823256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 150/396 131/2000 DLCround-PT-06b-LTLFireability-08 9746995 m, 66337 m/sec, 11205632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 155/396 136/2000 DLCround-PT-06b-LTLFireability-08 10082347 m, 67070 m/sec, 11596183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 160/396 140/2000 DLCround-PT-06b-LTLFireability-08 10418242 m, 67179 m/sec, 11977983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 165/396 145/2000 DLCround-PT-06b-LTLFireability-08 10750811 m, 66513 m/sec, 12360196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 170/396 149/2000 DLCround-PT-06b-LTLFireability-08 11076072 m, 65052 m/sec, 12731915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 175/396 154/2000 DLCround-PT-06b-LTLFireability-08 11396529 m, 64091 m/sec, 13099644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 180/396 158/2000 DLCround-PT-06b-LTLFireability-08 11705612 m, 61816 m/sec, 13452548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 185/396 162/2000 DLCround-PT-06b-LTLFireability-08 12040921 m, 67061 m/sec, 13841545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 190/396 167/2000 DLCround-PT-06b-LTLFireability-08 12370443 m, 65904 m/sec, 14225240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 195/396 171/2000 DLCround-PT-06b-LTLFireability-08 12702814 m, 66474 m/sec, 14608265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 200/396 175/2000 DLCround-PT-06b-LTLFireability-08 13033379 m, 66113 m/sec, 14985105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 205/396 180/2000 DLCround-PT-06b-LTLFireability-08 13341733 m, 61670 m/sec, 15344101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 210/396 184/2000 DLCround-PT-06b-LTLFireability-08 13670402 m, 65733 m/sec, 15716654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 215/396 188/2000 DLCround-PT-06b-LTLFireability-08 14000537 m, 66027 m/sec, 16094261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 220/396 193/2000 DLCround-PT-06b-LTLFireability-08 14324551 m, 64802 m/sec, 16465205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 225/396 197/2000 DLCround-PT-06b-LTLFireability-08 14641627 m, 63415 m/sec, 16830953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 230/396 201/2000 DLCround-PT-06b-LTLFireability-08 14962526 m, 64179 m/sec, 17198812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 235/396 206/2000 DLCround-PT-06b-LTLFireability-08 15276962 m, 62887 m/sec, 17557055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 240/396 209/2000 DLCround-PT-06b-LTLFireability-08 15573604 m, 59328 m/sec, 17897862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 245/396 213/2000 DLCround-PT-06b-LTLFireability-08 15874322 m, 60143 m/sec, 18248680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 250/396 218/2000 DLCround-PT-06b-LTLFireability-08 16203227 m, 65781 m/sec, 18627099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 255/396 222/2000 DLCround-PT-06b-LTLFireability-08 16525009 m, 64356 m/sec, 19002593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-06b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276500172"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06b.tgz
mv DLCround-PT-06b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;